" />
參數(shù)資料
型號: ADSP-21369KSWZ-2A
廠商: Analog Devices Inc
文件頁數(shù): 23/64頁
文件大?。?/td> 0K
描述: IC DSP 32BIT 233MHZ 208-LQFP
產(chǎn)品培訓(xùn)模塊: SHARC Processor Overview
標(biāo)準(zhǔn)包裝: 1
系列: SHARC®
類型: 浮點(diǎn)
接口: DAI,DPI
時(shí)鐘速率: 333MHz
非易失內(nèi)存: ROM(768 kB)
芯片上RAM: 256kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.20V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 208-LQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 208-LQFP-EP(28x28)
包裝: 托盤
配用: ADZS-21369-EZLITE-ND - KIT EVAL EZ LITE ADDS-21369
Rev. F
|
Page 3 of 64
|
October 2013
GENERAL DESCRIPTION
The ADSP-21367/ADSP-21368/ADSP-21369 SHARC
proces-
sors are members of the SIMD SHARC family of DSPs that
feature Analog Devices’ Super Harvard Architecture. These pro-
cessors are source code-compatible with the ADSP-2126x and
ADSP-2116x DSPs as well as with first generation ADSP-2106x
SHARC processors in SISD (single-instruction, single-data)
mode. The processors are 32-bit/40-bit floating-point proces-
sors optimized for high performance automotive audio
applications with its large on-chip SRAM, mask programmable
ROM, multiple internal buses to eliminate I/O bottlenecks, and
an innovative digital applications interface (DAI).
As shown in the functional block diagram on Page 1, the
processors use two computational units to deliver a significant
performance increase over the previous SHARC processors on a
range of DSP algorithms. Fabricated in a state-of-the-art, high
speed, CMOS process, the ADSP-21367/ADSP-21368/
ADSP-21369 processors achieve an instruction cycle time of up
to 2.5 ns at 400 MHz. With its SIMD computational hardware,
the processors can perform 2.4 GFLOPS running at 400 MHz.
Table 1 shows performance benchmarks for these devices.
The diagram on Page 1 shows the two clock domains that make
up the ADSP-21367/ADSP-21368/ADSP-21369 processors. The
core clock domain contains the following features.
Two processing elements (PEx, PEy), each of which com-
prises an ALU, multiplier, shifter, and data register file
Data address generators (DAG1, DAG2)
Program sequencer with instruction cache
PM and DM buses capable of supporting 2x64-bit data
transfers between memory and the core at every core pro-
cessor cycle
One periodic interval timer with pinout
On-chip SRAM (2M bit)
On-chip mask-programmable ROM (6M bit)
JTAG test access port for emulation and boundary scan.
The JTAG provides software debug through user break-
points which allows flexible exception handling.
Table 1. Processor Benchmarks (at 400 MHz)
Benchmark Algorithm
Speed
(at 400 MHz)
1024 Point Complex FFT (Radix 4, with reversal) 23.2
s
FIR Filter (per tap)1
1 Assumes two files in multichannel SIMD mode.
1.25 ns
IIR Filter (per biquad)1
5.0 ns
Matrix Multiply (pipelined)
[3×3] × [3×1]
[4×4] × [4×1]
11.25 ns
20.0 ns
Divide (y/x)
8.75 ns
Inverse Square Root
13.5 ns
Table 2. ADSP-2136x Family Features1
Feature
ADSP
-2136
7
ADSP
-2136
8
ADSP
-2136
9/
ADSP
-2136
9W
Frequency
400 MHz
RAM
2M bits
ROM
2
6M bits
Audio Decoders in ROM
Yes
Pulse-Width Modulation
Yes
S/PDIF
Yes
SDRAM Memory Bus Width
32/16 bits
Serial Ports
8
IDP
Yes
DAI
Yes
UART
2
DAI
Yes
DPI
Yes
S/PDIF Transceiver
1
AMI Interface Bus Width
32/16/8 bits
SPI
2
TWI
Yes
SRC Performance
128 dB
Package
256 Ball-
BGA,
208-Lead
LQFP_EP
256 Ball-
BGA
256 Ball-
BGA,
208-Lead
LQFP_EP
1 W = Automotive grade product. See Automotive Products on Page 61 for more
information.
2 Audio decoding algorithms include PCM, Dolby Digital EX, Dolby Prologic IIx,
DTS 96/24, Neo:6, DTS ES, MPEG-2 AAC, MP3, and functions like bass
management, delay, speaker equalization, graphic equalization, and more.
Decoder/post-processor algorithm combination support varies depending upon
the chip version and the system configurations. Please visit www.analog.com for
complete information.
Table 2. ADSP-2136x Family Features1 (Continued)
Feature
ADSP
-2136
7
ADSP
-2136
8
ADSP
-2136
9/
ADSP
-2136
9W
相關(guān)PDF資料
PDF描述
NML1215SC CONV DC/DC 2W 12VIN 15VOUT SIP
GEC26DRYH-S13 CONN EDGECARD 52POS .100 EXTEND
VI-B1R-CW-B1 CONVERTER MOD DC/DC 7.5V 100W
ADSP-BF547KBCZ-6A IC DSP 600MHZ 400CSPBGA
ADSP-2115BPZ-100 IC DSP CONTROLLER 16BIT 68-PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21369KSWZ-4A 功能描述:IC DSP 32BIT 350MHZ 208-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21369KSWZ-5A 功能描述:IC DSP 32BIT 366MHZ 208LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-21369KSWZ-6A 功能描述:IC DSP 32BIT 400MHZ 208-LQFP 制造商:analog devices inc. 系列:SHARC? 包裝:托盤 零件狀態(tài):有效 類型:浮點(diǎn) 接口:DAI,DPI 時(shí)鐘速率:400MHz 非易失性存儲器:ROM(768 kB) 片載 RAM:256KB 電壓 - I/O:3.30V 電壓 - 內(nèi)核:1.20V 工作溫度:0°C ~ 70°C(TA) 安裝類型:表面貼裝 封裝/外殼:208-LQFP 裸露焊盤 供應(yīng)商器件封裝:208-LQFP-EP(28x28) 標(biāo)準(zhǔn)包裝:1
ADSP-21369KSZ-1A 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit/40-Bit 266MHz 266MIPS 208-Pin MQFP 制造商:Analog Devices 功能描述:PROCESSOR ((NS))
ADSP-21369KSZ-1A 制造商:Analog Devices 功能描述:DSP PROCESSOR ((NS))