參數(shù)資料
型號(hào): ADSP-BF547BBCZ-5A
廠商: Analog Devices Inc
文件頁(yè)數(shù): 72/100頁(yè)
文件大?。?/td> 0K
描述: IC DSP 16BIT 533MHZ 400CSBGA
產(chǎn)品培訓(xùn)模塊: Blackfin® Processor Core Architecture Overview
Blackfin® Device Drivers
Blackfin® Optimizations for Performance and Power Consumption
Blackfin® System Services
標(biāo)準(zhǔn)包裝: 1
系列: Blackfin®
類型: 定點(diǎn)
接口: SPI,SSP,TWI,UART,USB
時(shí)鐘速率: 533MHz
非易失內(nèi)存: 外部
芯片上RAM: 260kB
電壓 - 輸入/輸出: 2.50V,3.30V
電壓 - 核心: 1.25V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 400-LFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 400-CSPBGA(17x17)
包裝: 托盤
配用: ADZS-BF548-EZLITE-ND - KIT EZLITE ADZS-BF548
ADSP-BF542/ADSP-BF544/ADSP-BF547/ADSP-BF548/ADSP-BF549
Rev. C
|
Page 73 of 100
|
February 2010
HOSTDP A/C Timing-Host Write Cycle
Table 55 and Figure 46 describe the HOSTDP A/C host write
cycle timing requirements.
Table 55. Host Write Cycle Timing Requirements
Parameter
Min
Max
Unit
Timing Requirements
tSADWRL
HOST_ADDR/HOST_CE Setup Before HOST_WR Falling Edge
4
ns
tHADWRH
HOST_ADDR/HOST_CE Hold After HOST_WR Rising Edge
2.5
ns
tWRWL
HOST_WR Pulse Width Low (ACK Mode)
tDRDYWRL + tRDYPRD + tDWRHRDY
ns
HOST_WR Pulse Width Low (INT Mode)
1.5
× t
SCLK + 8.7
ns
tWRWH
HOST_WR Pulse Width High or Time Between HOST_WR Rising Edge
and HOST_RD Falling Edge
2
× t
SCLK
ns
tDWRHRDY
HOST_WR Rising Edge Delay After HOST_ACK Rising Edge (ACK Mode) 0
ns
tHDATWH
HOST_D15–0 Hold After HOST_WR Rising Edge
2.5
ns
tSDATWH
HOST_D15–0 Setup Before HOST_WR Rising Edge
3.5
ns
Switching Characteristics
tDRDYWRL
HOST_ACK Falling Edge After HOST_CE Asserted (ACK Mode)
11.25
ns
tRDYPWR
HOST_ACK Low Pulse-Width for Write Access (ACK Mode)
NM
1
ns
1 NM (not measured)—This parameter is based on tSCLK. It is not measured because the number of SCLK cycles for which HOST_ACK remains low depends on the Host DMA
FIFO status. This is system design dependent.
In Figure 46, HOST_DATA is HOST_D0–D15.
Figure 46. HOSTDP A/C- Host Write Cycle
HOST_WR
HOST_ACK
HOST_DATA
tSADWRL
tHADWRH
tDWRHRDY
tRDYPWR
tDRDYWRL
tSDATWH
HOST_ADDR
HOST_CE
tWRWL
tWRWH
tHDATWH
相關(guān)PDF資料
PDF描述
RW2-123.3D/SMD CONV DC/DC 2W 9-18VIN +/-3.3VOUT
VI-B1T-CX-B1 CONVERTER MOD DC/DC 6.5V 75W
TAP685M035CRW CAP TANT 6.8UF 35V 20% RADIAL
XC95288XL-7FGG256C IC CPLD 288MCELL 7.5NS 256-FBGA
ADSP-21262SKSTZ200 IC DSP CONTROLLER 32BIT 144-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-BF547BBCZ-5X 制造商:Analog Devices 功能描述:- Trays
ADSP-BF547BBCZC11 制造商:Analog Devices 功能描述:
ADSP-BF547KBCZ-6A 功能描述:IC DSP 600MHZ 400CSPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:Blackfin® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-BF547MBBCZ-5M 功能描述:IC DSP 16BIT 533MHZ MDDR 400CBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:Blackfin® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-BF547YBC-4A 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 400MHz Blackfin Embedded Processor RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT