參數(shù)資料
型號: ADSP-TS201SABPZ060
廠商: Analog Devices Inc
文件頁數(shù): 32/48頁
文件大小: 0K
描述: IC PROCESSOR 600MHZ 576BGA
標(biāo)準(zhǔn)包裝: 1
系列: TigerSHARC®
類型: 定點/浮點
接口: 主機接口,連接端口,多處理器
時鐘速率: 600MHz
非易失內(nèi)存: 外部
芯片上RAM: 3MB
電壓 - 輸入/輸出: 2.50V
電壓 - 核心: 1.20V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 576-BBGA 裸露焊盤
供應(yīng)商設(shè)備封裝: 576-BGA-ED(25x25)
包裝: 托盤
配用: ADZS-TS201S-EZLITE-ND - KIT LITE EVAL FOR ADSP-TS201S
Rev. C
|
Page 38 of 48
|
December 2006
ADSP-TS201S
Output Enable Time
Output pins are considered to be enabled when they have made
a transition from a high impedance state to when they start driv-
ing. The time for the voltage on the bus to ramp by
ΔV is
dependent on the capacitive load, CL, and the drive current, ID.
This ramp time can be approximated by the following equation:
The output enable time tENA is the difference between
tMEASURED_ENA and tRAMP as shown in Figure 35. The time
tMEASURED_ENA is the interval from when the reference signal
switches to when the output voltage ramps
ΔV from the mea-
sured three-stated output level. tRAMP is calculated with test load
CL, drive current ID, and with
ΔV equal to 0.4 V.
Capacitive Loading
Output valid and hold are based on standard capacitive loads:
30 pF on all pins (see Figure 36). The delay and hold specifica-
tions given should be derated by a drive strength related factor
for loads other than the nominal value of 30 pF. Figure 37
through Figure 44 show how output rise time varies with capac-
itance. Figure 45 graphically shows how output valid varies with
load capacitance. (Note that this graph or derating does not
apply to output disable delays; see Output Disable Time on
Page 37.) The graphs of Figure 37 through Figure 45 may not be
linear outside the ranges shown.
Figure 36. Equivalent Device Loading for AC Measurements
(Includes All Fixtures)
Figure 37. Typical Output Rise and Fall Time (10% to 90%, VDD_IO =2.5 V)
vs. Load Capacitance at Strength 0
tRAMP
CL V
Δ
() I
D
=
1.25V
TO
OUTPUT
PIN
30pF
50
0
10
20
30
40
50
60
70
80
90
100
0
5
10
15
20
25
RISE TIME
Y = 0.259x + 3.0842
STRENGTH 0
(VDD_IO =2.5V)
R
IS
E
A
N
D
F
A
L
T
IM
E
S
(n
s
)
LOAD CAPACITANCE (pF)
FALL TIME
Y = 0.251x + 4.2245
Figure 38. Typical Output Rise and Fall Time (10% to 90%, VDD_IO =2.5 V)
vs. Load Capacitance at Strength 1
Figure 39. Typical Output Rise and Fall Time (10% to 90%, VDD_IO =2.5 V)
vs. Load Capacitance at Strength 2
Figure 40. Typical Output Rise and Fall Time (10% to 90%, VDD_IO =2.5 V)
vs. Load Capacitance at Strength 3
0
10
20
30
405060
70
80
90
100
0
5
10
15
20
25
R
IS
E
A
N
D
F
A
L
T
IM
E
S
(n
s
)
LOAD CAPACITANCE (pF)
STRENGTH 1
(VDD_IO =2.5V)
RISE TIME
Y = 0.1501
x +0.05
FALL TIME
Y = 0.1527x + 0.7485
0
102030
40
50
60
70
80
90
100
0
5
10
15
20
25
R
IS
E
A
N
D
F
A
L
T
IM
E
S
(n
s
)
LOAD CAPACITANCE (pF)
STRENGTH 2
(VDD_IO =2.5V)
RISE TIME
Y = 0.0861
x + 0.4712
FALL TIME
Y = 0.0949x + 0.8112
0
102030
40
50
60
7080
90
100
0
5
10
15
20
25
R
IS
E
A
N
D
F
A
L
T
IM
E
S
(n
s
)
LOAD CAPACITANCE (pF)
STRENGTH 3
(VDD_IO =2.5V)
RISE TIME
Y= 0.06
x +1.1362
FALL TIME
Y = 0.0691x + 1.1158
相關(guān)PDF資料
PDF描述
VE-2WX-CY-F1 CONVERTER MOD DC/DC 5.2V 50W
TPSC156K020H0450 CAP TANT 15UF 20V 10% 2312
182-025-213R161 CONN DB25 FEMAL .318" R/A NICKEL
EEM10DSEF CONN EDGECARD 20POS .156 EYELET
VE-2WW-CY-F1 CONVERTER MOD DC/DC 5.5V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-TS201SBBPZ050 功能描述:IC PROCESSOR 500MHZ 575BGA 制造商:analog devices inc. 系列:TigerSHARC? 包裝:托盤 零件狀態(tài):上次購買時間 類型:定點/浮點 接口:主機接口,連接端口,多處理器 時鐘速率:500MHz 非易失性存儲器:外部 片載 RAM:3MB 電壓 - I/O:2.50V 電壓 - 內(nèi)核:1.05V 工作溫度:-40°C ~ 85°C(TC) 安裝類型:表面貼裝 封裝/外殼:576-BBGA 裸露焊盤 供應(yīng)商器件封裝:576-BGA-ED(25x25) 標(biāo)準(zhǔn)包裝:1
ADSP-TS201SWBP-050 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 500MHz 500MIPS 576-Pin BGA
ADSP-TS201SYBP-050 功能描述:IC PROCESSOR 500MHZ 576-SBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:TigerSHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-TS201SYBPZ050 功能描述:IC PROCESSOR 500MHZ 576-SBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:TigerSHARC® 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
ADSP-TS202SABP-050 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 500MHz 500MIPS 576-Pin TEBGA 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT 500MHZ 500MIPS 576PIN TEBGA - Trays