參數(shù)資料
型號(hào)： ADUC7024BSTZ62
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 27/104頁(yè)
文件大?。?/td> 0K
描述： IC MCU FLASH 62K ANLG I/O 64LQFP
產(chǎn)品培訓(xùn)模塊： ARM7 Applications & Tools
Intro to ARM7 Core & Microconverters
Pulse Oximetry Solutions
Process Control
設(shè)計(jì)資源： Sensing Low-g Acceleration Using ADXL345 Digital Accelerometer Connected to ADuC7024 (CN0133)
標(biāo)準(zhǔn)包裝： 1
系列： MicroConverter® ADuC7xxx
核心處理器： ARM7
芯體尺寸： 16/32-位
速度： 44MHz
連通性： EBI/EMI，I²C，SPI，UART/USART
外圍設(shè)備： PLA，PWM，PSM，溫度傳感器，WDT
輸入/輸出數(shù)： 30
程序存儲(chǔ)器容量： 64KB（32K x 16）
程序存儲(chǔ)器類型： 閃存
RAM 容量： 2K x 32
電壓 - 電源 (Vcc/Vdd)： 2.7 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 10x12b; D/A 2x12b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 125°C
封裝/外殼： 64-LQFP
包裝： 托盤
Data Sheet
ADuC7019/20/21/22/24/25/26/27/28/29
Rev. F | Page 29 of 104
Pin No.
Mnemonic
Description
18
P4.6/AD14/PLAO[14]
General-Purpose Input and Output Port 4.6/External Memory Interface/Programmable Logic
Array Output Element 14.
19
P4.7/AD15/PLAO[15]
General-Purpose Input and Output Port 4.7/External Memory Interface/Programmable Logic
Array Output Element 15.
20
BM/P0.0/CMPOUT/PLAI[7]/MS0
Multifunction I/O Pin. Boot Mode. The ADuC7026/ADuC7027 enter UART download mode if BM
is low at reset and execute code if BM is pulled high at reset through a 1 k resistor/General-
Purpose Input and Output Port 0.0/Voltage Comparator Output/Programmable Logic Array
Input Element 7/External Memory Select 0.
21
P0.6/T1/MRST/PLAO[3]
Multifunction Pin, Driven Low After Reset. General-Purpose Output Port 0.6/Timer1 Input/
Power-On Reset Output/Programmable Logic Array Output Element 3.
22
TCK
JTAG Test Port Input, Test Clock. Debug and download access.
23
TDO
JTAG Test Port Output, Test Data Out. Debug and download access.
24
P0.2/PWM2L/BHE
General-Purpose Input and Output Port 0.2/PWM Phase 2 Low-Side Output/External Memory
Byte High Enable.
25
IOGND
Ground for GPIO (see Table 78). Typically connected to DGND.
26
IOVDD
3.3 V Supply for GPIO (see Table 78) and Input of the On-Chip Voltage Regulator.
27
LVDD
2.6 V Output of the On-Chip Voltage Regulator. This output must be connected to a 0.47 F
capacitor to DGND only.
28
DGND
Ground for Core Logic.
29
P3.0/AD0/PWM0H/PLAI[8]
General-Purpose Input and Output Port 3.0/External Memory Interface/PWM Phase 0 High-Side
Output/Programmable Logic Array Input Element 8.
30
P3.1/AD1/PWM0L/PLAI[9]
General-Purpose Input and Output Port 3.1/External Memory Interface/PWM Phase 0 Low-Side
Output/Programmable Logic Array Input Element 9.
31
P3.2/AD2/PWM1H/PLAI[10]
General-Purpose Input and Output Port 3.2/External Memory Interface/PWM Phase 1 High-Side
Output/Programmable Logic Array Input Element 10.
32
P3.3/AD3/PWM1L/PLAI[11]
General-Purpose Input and Output Port 3.3/External Memory Interface/PWM Phase 1 Low-Side
Output/Programmable Logic Array Input Element 11.
33
P2.4/PWM0H/MS0
General-Purpose Input and Output Port 2.4/PWM Phase 0 High-Side Output/External Memory
Select 0.
34
P0.3/TRST/A16/ADCBUSY
General-Purpose Input and Output Port 0.3/JTAG Test Port Input, Test Reset/ADCBUSY Signal Output.
35
P2.5/PWM0L/MS1
General-Purpose Input and Output Port 2.5/PWM Phase 0 Low-Side Output/External Memory
Select 1.
36
P2.6/PWM1H/MS2
General-Purpose Input and Output Port 2.6/PWM Phase 1 High-Side Output/External Memory
Select 2.
37
RST
Reset Input, Active Low.
38
P3.4/AD4/PWM2H/PLAI[12]
General-Purpose Input and Output Port 3.4/External Memory Interface/PWM Phase 2 High-Side
Output/Programmable Logic Array Input 12.
39
P3.5/AD5/PWM2L/PLAI[13]
General-Purpose Input and Output Port 3.5/External Memory Interface/PWM Phase 2 Low-Side
Output/Programmable Logic Array Input Element 13.
40
IRQ0/P0.4/PWMTRIP/PLAO[1]/MS1
Multifunction I/O Pin. External Interrupt Request 0, Active High/General-Purpose Input and
Output Port 0.4/PWM Trip External Input/Programmable Logic Array Output Element 1/
External Memory Select 1.
41
IRQ1/P0.5/ADCBUSY/PLAO[2]/MS2
Multifunction I/O Pin. External Interrupt Request 1, Active High/General-Purpose Input and
Output Port 0.5/ADCBUSY Signal Output/Programmable Logic Array Output Element 2/External
Memory Select 2.
42
P2.0/SPM9/PLAO[5]/CONVSTART
Serial Port Multiplexed. General-Purpose Input and Output Port 2.0/UART/Programmable Logic
Array Output Element 5/Start Conversion Input Signal for ADC.
43
P0.7/ECLK/XCLK/SPM8/PLAO[4]
Serial Port Multiplexed. General-Purpose Input and Output Port 0.7/Output for External Clock
Signal/Input to the Internal Clock Generator Circuits/UART/Programmable Logic Array Output
Element 4.
44
XCLKO
Output from the Crystal Oscillator Inverter.
45
XCLKI
Input to the Crystal Oscillator Inverter and Input to the Internal Clock Generator Circuits.
相關(guān)PDF資料
PDF描述
MC74LVX4052DR2G IC MUX/DEMUX DUAL 4X1 16SOIC
MC74LVXT4052DTRG IC MUX/DEMUX DUAL 4X1 16TSSOP
MC74LVX4053DTR2G IC MUX/DEMUX TRIPLE 2X1 16TSSOP
ADUC848BCPZ62-5 IC MCU FLASH W/16BIT ADC 56LFCSP
MC74LVX4053DR2G IC MUX/DEMUX TRIPLE 2X1 16SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC7024BSTZ62-RL 功能描述:IC MCU 12BIT 1MSPS UART 64-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設(shè)備:欠壓檢測(cè)/復(fù)位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲(chǔ)器容量:4KB（4K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND
ADUC7024HWEIZ-RL 制造商:Analog Devices 功能描述:
ADuC7025 制造商:Analog Devices 功能描述:
ADUC7025BCP32 制造商:Analog Devices 功能描述:FLASH ARM7+12CH,12-B ADC & 4X12-B DAC IC - Trays
ADUC7025BCP62 制造商:Analog Devices 功能描述:FLASH ARM7+12CH,12-B ADC & 4X12-B DAC IC - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*