- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11198 > ADUC7024BSTZ62 (Analog Devices Inc)IC MCU FLASH 62K ANLG I/O 64LQFP PDF資料下載
參數(shù)資料
| 型號： | ADUC7024BSTZ62 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 95/104頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU FLASH 62K ANLG I/O 64LQFP |
| 產(chǎn)品培訓模塊： | ARM7 Applications & Tools Intro to ARM7 Core & Microconverters Pulse Oximetry Solutions Process Control |
| 設計資源： | Sensing Low-g Acceleration Using ADXL345 Digital Accelerometer Connected to ADuC7024 (CN0133) |
| 標準包裝： | 1 |
| 系列： | MicroConverter® ADuC7xxx |
| 核心處理器： | ARM7 |
| 芯體尺寸： | 16/32-位 |
| 速度： | 44MHz |
| 連通性： | EBI/EMI，I²C，SPI，UART/USART |
| 外圍設備： | PLA，PWM，PSM，溫度傳感器，WDT |
| 輸入/輸出數(shù)： | 30 |
| 程序存儲器容量： | 64KB（32K x 16） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 2K x 32 |
| 電壓 - 電源 (Vcc/Vdd)： | 2.7 V ~ 3.6 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 10x12b; D/A 2x12b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 125°C |
| 封裝/外殼： | 64-LQFP |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁當前第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
ADuC7019/20/21/22/24/25/26/27/28/29
Data Sheet
Rev. F | Page 90 of 104
04955-
039
LATCH
ADuC7026/
ADuC7027
AD15:AD0
A16
EEPROM
64k × 16-BIT
A0:A15
D0:D15
CS
RAM
128k × 8-BIT
A0:A15
A16
D0:D7
CS
WE
OE
WE
OE
AE
MS0
MS1
WS
RS
Figure 82. Interfacing to External EEPROM/RAM
Table 195. XMCFG Register
Name
Address
Default Value
Access
XMCFG
0xFFFFF000
0x00
R/W
XMCFG is set to 1 to enable external memory access. This must
be set to 1 before any port pins function as external memory
access pins. The port pins must also be individually enabled via
the GPxCON MMR.
Table 196. XMxCON Registers
Name
Address
Default Value
Access
XM0CON
0xFFFFF010
0x00
R/W
XM1CON
0xFFFFF014
0x00
R/W
XM2CON
0xFFFFF018
0x00
R/W
XM3CON
0xFFFFF01C
0x00
R/W
XMxCON are the control registers for each memory region.
They allow the enabling/disabling of a memory region and
control the data bus width of the memory region.
Table 197. XMxCON MMR Bit Descriptions
Bit
Description
1
Selects data bus width. Set by user to select a 16-bit data
bus. Cleared by user to select an 8-bit data bus.
0
Enables memory region. Set by user to enable the memory
region. Cleared by user to disable the memory region.
Table 198. XMxPAR Registers
Name
Address
Default Value
Access
XM0PAR
0xFFFFF020
0x70FF
R/W
XM1PAR
0xFFFFF024
0x70FF
R/W
XM2PAR
0xFFFFF028
0x70FF
R/W
XM3PAR
0xFFFFF02C
0x70FF
R/W
XMxPAR are registers that define the protocol used for
accessing the external memory for each memory region.
Table 199. XMxPAR MMR Bit Descriptions
Bit
Description
15
Enable byte write strobe. This bit is used only for two,
8-bit memory devices sharing the same memory region.
Set by the user to gate the A0 output with the WS
output. This allows byte write capability without using
BHE and BLE signals. Cleared by user to use BHE and BLE
signals.
14:12
Number of wait states on the address latch enable STROBE.
11
Reserved.
10
Extra address hold time. Set by user to disable extra hold
time. Cleared by user to enable one clock cycle of hold
on the address in read and write.
9
Extra bus transition time on read. Set by user to disable
extra bus transition time. Cleared by user to enable one
extra clock before and after the read strobe (RS).
8
Extra bus transition time on write. Set by user to disable
extra bus transition time. Cleared by user to enable one
extra clock before and after the write strobe (WS).
7:4
Number of write wait states. Select the number of wait
states added to the length of the WS pulse. 0x0 is 1 clock;
0xF is 16 clock cycles (default value).
3:0
Number of read wait states. Select the number of wait
states added to the length of the RS pulse. 0x0 is 1 clock;
0xF is 16 clock cycles (default value).
for a read cycle, a read cycle with address hold and bus turn
cycles, a write cycle with address and write hold cycles, and a
write cycle with wait sates, respectively.
相關PDF資料 |
PDF描述 |
|---|---|
| MC74LVX4052DR2G | IC MUX/DEMUX DUAL 4X1 16SOIC |
| MC74LVXT4052DTRG | IC MUX/DEMUX DUAL 4X1 16TSSOP |
| MC74LVX4053DTR2G | IC MUX/DEMUX TRIPLE 2X1 16TSSOP |
| ADUC848BCPZ62-5 | IC MCU FLASH W/16BIT ADC 56LFCSP |
| MC74LVX4053DR2G | IC MUX/DEMUX TRIPLE 2X1 16SOIC |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC7024BSTZ62-RL | 功能描述:IC MCU 12BIT 1MSPS UART 64-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標準包裝:38 系列:Encore!® XP® 核心處理器:eZ8 芯體尺寸:8-位 速度:5MHz 連通性:IrDA，UART/USART 外圍設備:欠壓檢測/復位，LED，POR，PWM，WDT 輸入/輸出數(shù):16 程序存儲器容量:4KB（4K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:1K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:管件 其它名稱:269-4116Z8F0413SH005EG-ND |
| ADUC7024HWEIZ-RL | 制造商:Analog Devices 功能描述: |
| ADuC7025 | 制造商:Analog Devices 功能描述: |
| ADUC7025BCP32 | 制造商:Analog Devices 功能描述:FLASH ARM7+12CH,12-B ADC & 4X12-B DAC IC - Trays |
| ADUC7025BCP62 | 制造商:Analog Devices 功能描述:FLASH ARM7+12CH,12-B ADC & 4X12-B DAC IC - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。