- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11203 > ADUC7032BSTZ-88-RL (Analog Devices Inc)IC MCU 96K FLASH DUAL 48LQFP PDF資料下載
參數(shù)資料
| 型號： | ADUC7032BSTZ-88-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 73/120頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU 96K FLASH DUAL 48LQFP |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 系列： | MicroConverter® ADuC7xxx |
| 核心處理器： | ARM7 |
| 芯體尺寸： | 16/32-位 |
| 速度： | 20.48MHz |
| 連通性： | LIN，SPI，UART/USART |
| 外圍設(shè)備： | POR，PSM，溫度傳感器，WDT |
| 輸入/輸出數(shù)： | 9 |
| 程序存儲器容量： | 96KB（48K x 16） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 1.5K x 32 |
| 電壓 - 電源 (Vcc/Vdd)： | 3.5 V ~ 18 V |
| 數(shù)據(jù)轉(zhuǎn)換器： | A/D 2x16b |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 105°C |
| 封裝/外殼： | 48-LQFP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁當(dāng)前第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
ADuC7032-8L
Rev. A | Page 56 of 120
By default, the ADCFLT = 0x0007 configures the ADCs for
a throughput of 1.0 kHz with all other filtering options (chop,
running average, averaging factor, and Sinc3 modify) disabled.
A typical filter response based on this default configuration is
shown in Figure 19.
–100
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
0
500
1000 1500 2000 2500 3000 3500 4000 4500 5000
(d
B
)
FREQUENCY (Hz)
05
98
6-
01
9
Figure 19. Typical Digital Filter Response at fADC = 1.0 kHz
(ADCFLT = 0x0007)
An additional Sinc3 modify bit (ADCFLT[7]) is also available in
the ADCFLT register. This bit is set by user code to modify the
standard Sinc3 frequency response, increasing the filter stopband
rejection by 5 dB approximate. This is achieved by inserting a
second notch (NOTCH2) at fNOTCH2 = 1.333 × fNOTCH where fNOTCH
is the location of the first notch in the response. There is a slight
increase in ADC noise if this bit is active. Figure 20 shows the
modified 1 kHz filter response when the Sinc3 modify bit is
active. The new notch is clearly visible at 1.33 kHz, as is the
improvement in stopband rejection when compared to the
standard 1 kHz response shown in Figure 19.
–100
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
0
500
1000 1500 2000 2500 3000 3500 4000 4500 5000
(d
B
)
FREQUENCY (Hz)
05
98
6-
02
0
Figure 20. Modified Sinc3 Digital Filter Response at fADC = 1.0 kHz
(ADCFLT = 0x0087)
In ADC normal power mode, the maximum ADC throughput
rate is 8 kHz, which is configured by setting the SF and AF bits
in the ADCFLT MMR to 0, with all other filtering options disabled.
This results in 0x0000 written to ADCFLT. A typical 8 kHz filter
response, based on these settings, is shown in Figure 21.
–100
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
0
2
4
6
8
1012141618202224
(d
B
)
FREQUENCY (kHz)
05
98
6-
02
1
Figure 21. Typical Digital Filter Response at fADC = 8 kHz, (ADCFLT = 0x0000)
A modified version of the 8 kHz filter response can be configured
by setting the running average bit (ADCFLT[14]). This has the
effect of introducing an additional running average-by-2 filter
on all ADC output samples. This further reduces the ADC output
noise, and while maintaining an 8 kHz ADC throughput rate,
the ADC settling time is increased by one full conversion period.
The modified frequency response for this configuration is
shown in Figure 22.
–100
0
–10
–20
–30
–40
–50
–60
–70
–80
–90
0
2
4
6
8
1012141618202224
(d
B
)
FREQUENCY (kHz)
05
98
6-
02
2
Figure 22. Typical Digital Filter Response at fADC = 8 kHz,
(ADCFLT = 0x4000)
At very low throughput rates, the chop bit in the ADCFLT
register can be enabled to minimize offset errors and, more
importantly, temperature drift in the ADC dc errors. With
CHOP enabled, there are again two primary variables (Sinc3
decimation factor and averaging factor) available to allow the
user to select an optimum filter response, trading off filter
bandwidth against ADC noise.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AT91R40008-66AU-999 | IC MCU 32BIT RISC 100LQFP |
| ADUC7024BSTZ62-RL | IC MCU 12BIT 1MSPS UART 64-LQFP |
| VE-B33-IW-F3 | CONVERTER MOD DC/DC 24V 100W |
| VE-B33-IW-F1 | CONVERTER MOD DC/DC 24V 100W |
| VE-B34-IX-F3 | CONVERTER MOD DC/DC 48V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADUC7032BSTZ-8L | 制造商:Analog Devices 功能描述:FLASH 96K ARM7 TRIPLE 16-BIT ADC LIN IC. - Trays |
| ADUC7032BSTZ-8L-RL | 制造商:Analog Devices 功能描述:FLASH 96K ARM7 TRIPLE 16-BIT ADC LIN IC. - Tape and Reel |
| ADUC7032BSTZ-8V | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
| ADUC7032BSTZ-8V-RL | 功能描述:IC BATTERY SENSOR PREC 48-LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 標(biāo)準(zhǔn)包裝:1,500 系列:AVR® ATtiny 核心處理器:AVR 芯體尺寸:8-位 速度:16MHz 連通性:I²C，LIN，SPI，UART/USART，USI 外圍設(shè)備:欠壓檢測/復(fù)位，POR，PWM，溫度傳感器，WDT 輸入/輸出數(shù):16 程序存儲器容量:8KB（4K x 16） 程序存儲器類型:閃存 EEPROM 大小:512 x 8 RAM 容量:512 x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 11x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 125°C 封裝/外殼:20-SOIC（0.295"，7.50mm 寬） 包裝:帶卷 (TR) |
| ADUC7033 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Integrated Precision Battery Sensor For Automotive |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。