![](http://datasheet.mmic.net.cn/Analog-Devices-Inc/ADUC831BCPZ_datasheet_96319/ADUC831BCPZ_40.png)
REV. 0
–40–
ADuC831
I
2C COMPATIBLE INTERFACE
The ADuC831 supports a fully licensed
* I2C serial interface. The
I
2C interface is implemented as a full hardware slave and software
master. SDATA is the data I/O pin and SCLOCK is the serial
clock. These two pins are shared with the MOSI and SCLOCK pins
of the on-chip SPI interface. Therefore, the user can only enable
one or the other interface at any given time (see SPE in SPICON
previously). Application Note uC001 describes the operation
of this interface as implemented, and is available from the
MicroConverter website at www.analog.com/microconverter.
Three SFRs are used to control the I
2C interface. These are described below:
I2CCON
I
2C Control Register
SFR Address
E8H
Power-On Default Value
00H
Bit Addressable
Yes
Table XII. I2CCON SFR Bit Designations
Bit
Name
Description
7
MDO
I
2C Software Master Data Output Bit (Master Mode Only). This data bit is used to implement a
master I
2C transmitter interface in software. Data written to this bit will be output on the SDATA
pin if the data output enable (MDE) bit is set.
6
MDE
I
2C Software Master Data Output Enable Bit (Master Mode Only). Set by user to enable the SDATA
pin as an output (Tx). Cleared by the user to enable SDATA pin as an input (Rx).
5
MCO
I
2C Software Master Clock Output Bit (Master Mode Only). This data bit is used to implement a master
I
2C transmitter interface in software. Data written on this bit will be output on the SCLOCK pin.
4
MDI
I
2C Software Master Data Input Bit (Master Mode Only). This data bit is used to implement a master
I
2C receiver interface in software. Data on the SDATA pin is latched into this bit on SCLOCK if
the Data Output Enable (MDE) bit is ‘0.’
3
I2CM
I
2C Master/Slave Mode Bit. Set by user to enable I2C software master mode. Cleared by user to
enable I
2C hardware slave mode.
2
I2CRS
I
2C Reset Bit (Slave Mode Only). Set by user to reset the I2C interface. Cleared by user code for
normal I
2C operation.
1I2CTX
I
2C Direction Transfer Bit (Slave Mode Only). Set by the MicroConverter if the interface is
transmitting. Cleared by the MicroConverter if the interface is receiving.
0
I2CI
I
2C Interrupt Bit (Slave Mode Only). Set by the MicroConverter after a byte has been transmitted
or received. Cleared automatically when user code reads the I2CDAT SFR (see I2CDAT below).
I2CADD
I
2C Address Register
Function
Holds the I
2C peripheral address for the part. It may be overwritten by user code. Technical Note uC001
at www.analog.com/microconverter describes the format of the I
2C standard 7-bit address in detail.
SFR Address
9BH
Power-On Default Value
55H
Bit Addressable
No
I2CDAT
I
2C Data Register
Function
The I2CDAT SFR is written by the user to transmit data over the I
2C interface or read by user code to
read data just received by the I
2C interface. Accessing I2CDAT automatically clears any pending I2C
interrupt and the I2CI bit in the I2CCON SFR. User software should only access I2CDAT once per
interrupt cycle.
SFR Address
9AH
Power-On Default Value
00H
Bit Addressable
No
*Purchase of licensed I
2C components of Analog Devices or one of its sublicensed Associated Companies conveys a license for the purchaser under the Philips I2C
Patent Rights to use the ADuC831 in an I
2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips.