- 您現(xiàn)在的位置：買賣IC網 > PDF目錄294981 > AGL10005-FFG256I FPGA, 1000000 GATES, 250 MHz, PBGA144 PDF資料下載
參數資料
| 型號： | AGL10005-FFG256I |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 1000000 GATES, 250 MHz, PBGA144 |
| 封裝： | 13 X 13 MM, 1 MM PITCH, FBGA-144 |
| 文件頁數： | 167/204頁 |
| 文件大?。?/td> | 2800K |
| 代理商： | AGL10005-FFG256I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁當前第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁
IGLOO Low-Power Flash FPGAs with Flash*Freeze Technology
A d v an c ed v0 . 1
2-51
Static (idle) Mode
In Static (idle) mode, none of the clock inputs is
switching, and static power is the only power consumed
by the device. This mode can be achieved by switching
off the incoming clocks to the FPGA benefitting from
reduced power consumption. In addition, I/Os draw only
minimal leakage current. In this mode, embedded SRAM,
I/Os, and registers retain their values so the device can
enter and exit this mode just by switching the clocks on
or off.
If the device embedded PLL is used as the clock source,
Static (idle) mode can easily be entered by pulling LOW
the PLL POWERDOWN pin (active low), which will turn
off the PLL.
Flash*Freeze Mode
IGLOO FPGAs offer an ultra-low static power mode to
reduce power consumption while preserving the state of
the registers and SRAM contents, without switching off
any power supplies, inputs, or input clocks.
Flash*Freeze technology enables the user to switch to
Flash*Freeze mode within 1 s, thus simplifying low-
power design implementation. The Flash*Freeze (FF) pin
(active low) is a dedicated pin used to enter or exit
Flash*Freeze mode directly, or the pin can be routed
internally to the FPGA core to allow the user's logic to
decide if and when it is safe to transition to this mode. If
the FF pin is not used, it can be used as a regular I/O,
benefitting from the inherent low power consumption
of the IGLOO devices.
The FF pin has a built-in glitch filter that ensures spurious
glitches are filtered out to prevent entering or exiting
Flash*Freeze mode accidentally.
There are two ways to use Flash*Freeze mode. In
Flash*Freeze type 1, entering and exiting the mode is
exclusively controlled by the assertion and deassertion of
the FF pin. In Flash*Freeze mode type 2, entering and
exiting the mode is controlled by both the FF pin AND
the user-defined LSICC signal available in the ULSICC
macro.
Refer to Table 2-28 for Flash*Freeze (FF) pin and LSICC
signal assertion and deassertion values.
Flash*Freeze Type 1: Control by
Dedicated Flash*Freeze Pin
The device will enter Flash*Freeze mode 1 s after the
dedicated FF pin is asserted, and returns to normal
operation when the FF pin is deasserted (Figure 2-37). In
this mode, FF pin assertion or deassertion is the only
condition
that
determines
entering
or
exiting
Flash*Freeze mode after 1 s. This mode is implemented
by enabling Flash*Freeze mode (default setting) in the
Compile option of the Actel Designer software.
The FF pin threshold voltages are defined by VCCI and the
supported
single-ended
I/O
standard
in
the
corresponding I/O bank. Figure 2-37 shows the concept
of FF pin control in Flash*Freeze mode type 1.
Figure 2-38 on page 2-52 shows the timing diagram for
entering and exiting Flash*Freeze mode type 1.
Table 2-28 Flash*Freeze Mode Type 1 and Type 2 – Signal
Assertion and Deassertion Values
Signal
Assertion Value
Deassertion
Value
Flash*Freeze (FF) pin
Logic '0'
Logic '1'
LSICC signal
Logic '1'
Logic '0'
Notes:
1. The Flash*Freeze (FF) pin is an active low signal and LSICC is
an active high signal.
2. LSICC signal is used only in Flash*Freeze mode type 2.
Figure 2-37 IGLOO Flash*Freeze Mode Type 1 – Controlled by the Flash*Freeze Pin
FF Signal
Flash*Freeze
Mode Control
Flash*Freeze (FF) Pin
Flash*Freeze
Technology
Actel IGLOO
FPGA
Flash*Freeze
Mode
相關PDF資料 |
PDF描述 |
|---|---|
| AGL10005-FFG256 | FPGA, 1000000 GATES, 250 MHz, PBGA144 |
| AGL10005-FFG484I | FPGA, 1000000 GATES, 250 MHz, PBGA484 |
| AGL10005-FFG484 | FPGA, 1000000 GATES, 250 MHz, PBGA484 |
| AGL10005-FFGG144I | FPGA, 1000000 GATES, 250 MHz, PBGA144 |
| AGL10005-FFGG144 | FPGA, 1000000 GATES, 250 MHz, PBGA144 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AGL1000V2-CS144 | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS144ES | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS144I | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS144PP | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS281 | 功能描述:IC FPGA 1KB FLASH 1M 281-CSP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場可編程門陣列） 系列:IGLOO 標準包裝:40 系列:SX-A LAB/CLB數:6036 邏輯元件/單元數:- RAM 位總計:- 輸入/輸出數:360 門數:108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應商設備封裝:484-FPBGA（27X27） |
發(fā)布緊急采購，3分鐘左右您將得到回復。