- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄294981 > AGL10005-FG484 FPGA, 1000000 GATES, 250 MHz, PBGA484 PDF資料下載
參數(shù)資料
| 型號(hào)： | AGL10005-FG484 |
| 元件分類： | FPGA |
| 英文描述： | FPGA, 1000000 GATES, 250 MHz, PBGA484 |
| 封裝： | 13 X 13 MM, 1 MM PITCH, FBGA-144 |
| 文件頁(yè)數(shù)： | 172/204頁(yè) |
| 文件大?。?/td> | 2800K |
| 代理商： | AGL10005-FG484 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)當(dāng)前第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)
IGLOO Low-Power Flash FPGAs with Flash*Freeze Technology
A d v an c ed v0 . 1
1-1
Introduction and Overview
General Description
The IGLOO family of flash FPGAs, based on a 130-nm flash
process, offers the lowest power FPGA, a single-chip
solution, small footprint packages, reprogrammability,
and an abundance of advanced features.
The Flash*Freeze technology used in IGLOO devices
enables entering and exiting an ultra-low-power mode
that consumes as little as 5 W while retaining SRAM
and register data. Flash*Freeze technology simplifies
power management through I/O and clock management
with rapid recovery to operation mode.
The Low Power Active capability (static idle) allows for
ultra-low-power consumption (from 25 W) while the
IGLOO device is completely functional in the system. This
allows the IGLOO device to control system power
management based on external inputs (e.g., scanning for
keyboard stimulus) while consuming minimal power.
Nonvolatile flash technology gives IGLOO devices the
advantage of being a secure, low power, single-chip
solution that is live at power-up (LAPU). IGLOO is
reprogrammable and offers time-to-market benefits at
an ASIC-level unit cost.
These features enable designers to create high-density
systems using existing ASIC or FPGA design flows and
tools.
IGLOO devices offer 1 kbit of on-chip, reprogrammable,
nonvolatile
FlashROM
storage
as
well
as
clock
conditioning circuitry based on an integrated phase-
locked loop (PLL). The AGL030 device has no PLL or RAM
support. IGLOO devices have up to 1 million system
gates, supported with up to 144 kbits of true dual-port
SRAM and up to 288 user I/Os.
Flash*Freeze Technology
The
IGLOO
device
offers
unique
Flash*Freeze
technology, allowing the device to enter and exit ultra-
low-power Flash*Freeze mode. IGLOO devices do not
need additional components to turn off I/Os or clocks
while retaining the design information, SRAM content,
and registers. Flash*Freeze technology is combined with
in-system programmability, which enables users to
quickly and easily upgrade and update their designs in
the final stages of manufacturing or in the field. The
ability of IGLOO V2 devices to support a 1.2 V core
voltage allows further reduction in power consumption,
thus achieving the lowest total system power.
When the IGLOO device enters Flash*Freeze mode, the
device automatically shuts off the clocks and inputs to the
FPGA core; when the device exits Flash*Freeze mode, all
activity resumes and data is retained.
The availability of low-power modes, combined with
reprogrammability, a single-chip and single-voltage
solution, and availability of small-footprint, high pin-
count packages, make IGLOO devices the best fit for
portable electronics.
Flash Advantages
Low Power
Flash-based IGLOO devices exhibit power characteristics
similar to those of an ASIC, making them an ideal choice
for power-sensitive applications. IGLOO devices have
only a very limited power-on current surge and no high-
current transition period, both of which occur on many
FPGAs.
IGLOO
devices
also
have
low
dynamic
power
consumption to further maximize power savings; power
is even further reduced by the use of a 1.2 V core
voltage.
Low dynamic power consumption, combined with low
static power consumption and Flash*Freeze technology,
gives the IGLOO device the lowest total system power
offered by any FPGA.
Security
The nonvolatile, flash-based IGLOO devices do not
require a boot PROM, so there is no vulnerable external
bitstream that can be easily copied. IGLOO devices
incorporate
FlashLock,
which
provides
a
unique
combination of reprogrammability and design security
without external overhead, advantages that only an
FPGA with nonvolatile flash programming can offer.
IGLOO devices utilize a 128-bit flash-based lock and a
separate AES key to secure programmed intellectual
property and configuration data. In addition, all
FlashROM data in IGLOO devices can be encrypted prior
to loading, using the industry-leading AES-128 (FIPS192)
bit block cipher encryption standard. The AES standard
was adopted by the National Institute of Standards and
Technology (NIST) in 2000 and replaces the 1977 DES
standard. IGLOO devices have a built-in AES decryption
engine and a flash-based AES key that make them the
most comprehensive programmable logic device security
solution available today. IGLOO devices with AES-based
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AGL10005-FGG144I | FPGA, 1000000 GATES, 250 MHz, PBGA144 |
| AGL10005-FGG144 | FPGA, 1000000 GATES, 250 MHz, PBGA144 |
| AGL10005-FGG256I | FPGA, 1000000 GATES, 250 MHz, PBGA144 |
| AGL10005-FGG256 | FPGA, 1000000 GATES, 250 MHz, PBGA144 |
| AGL10005-FGG484I | FPGA, 1000000 GATES, 250 MHz, PBGA484 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AGL1000V2-CS144 | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS144ES | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS144I | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS144PP | 制造商:ACTEL 制造商全稱:Actel Corporation 功能描述:IGLOO Low-Power Flash FPGAs with Flash Freeze Technology |
| AGL1000V2-CS281 | 功能描述:IC FPGA 1KB FLASH 1M 281-CSP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:IGLOO 標(biāo)準(zhǔn)包裝:40 系列:SX-A LAB/CLB數(shù):6036 邏輯元件/單元數(shù):- RAM 位總計(jì):- 輸入/輸出數(shù):360 門數(shù):108000 電源電壓:2.25 V ~ 5.25 V 安裝類型:表面貼裝 工作溫度:0°C ~ 70°C 封裝/外殼:484-BGA 供應(yīng)商設(shè)備封裝:484-FPBGA（27X27） |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。