2-30 Revision 17 Timing Characteristics Applies to 1.5 V DC Core Voltage Table 2-41 " />
參數(shù)資料
型號: AGLN125V5-ZVQG100
廠商: Microsemi SoC
文件頁數(shù): 92/150頁
文件大?。?/td> 0K
描述: IC FPGA NANO 1KB 125K 100VQFP
標準包裝: 90
系列: IGLOO nano
邏輯元件/單元數(shù): 3072
RAM 位總計: 36864
輸入/輸出數(shù): 71
門數(shù): 125000
電源電壓: 1.425 V ~ 1.575 V
安裝類型: 表面貼裝
工作溫度: -20°C ~ 70°C
封裝/外殼: 100-TQFP
供應(yīng)商設(shè)備封裝: 100-VQFP(14x14)
IGLOO nano DC and Switching Characteristics
2-30
Revision 17
Timing Characteristics
Applies to 1.5 V DC Core Voltage
Table 2-41 3.3 V LVCMOS Wide Range Low Slew – Applies to 1.5 V DC Core Voltage
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V
Drive
Strength
Equivalent
Software
Default
Drive
Strength
Option1
Speed
Grade
tDOUT
tDP
tDIN
tPY
tPYS
tEOUT
tZL
tZH
tLZ
tHZ Units
100 A
2 mA
STD
0.97
5.23
0.19
1.20
1.66
0.66
5.24
5.00
2.47
2.56
ns
100 A
4 mA
STD
0.97
5.23
0.19
1.20
1.66
0.66
5.24
5.00
2.47
2.56
ns
100 A
6 mA
STD
0.97
4.27
0.19
1.20
1.66
0.66
4.28
4.12
2.83
3.16
ns
100 A
8 mA
STD
0.97
4.27
0.19
1.20
1.66
0.66
4.28
4.12
2.83
3.16
ns
Notes:
1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 A. Drive
strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
Table 2-42 3.3 V LVCMOS Wide Range High Slew – Applies to 1.5 V DC Core Voltage
Commercial-Case Conditions: TJ = 70°C, Worst-Case VCC = 1.425 V, Worst-Case VCCI = 2.7 V
Drive
Strength
Equivalent
Software
Default
Drive
Strength
Option1
Speed
Grade
tDOUT
tDP
tDIN
tPY
tPYS
tEOUT
tZL
tZH
tLZ
tHZ Units
100 A
2 mA
STD
0.97
3.11
0.19
1.20
1.66
0.66
3.13
2.55
2.47
2.70
ns
100 A
4 mA
STD
0.97
3.11
0.19
1.20
1.66
0.66
3.13
2.55
2.47
2.70
ns
100 A
6 mA
STD
0.97
2.56
0.19
1.20
1.66
0.66
2.57
2.02
2.82
3.31
ns
100 A
8 mA
STD
0.97
2.56
0.19
1.20
1.66
0.66
2.57
2.02
2.82
3.31
ns
Notes:
1. The minimum drive strength for any LVCMOS 3.3 V software configuration when run in wide range is ±100 A. Drive
strength displayed in the software is supported for normal range only. For a detailed I/V curve, refer to the IBIS models.
2. For specific junction temperature and voltage supply levels, refer to Table 2-6 on page 2-6 for derating values.
3. Software default selection highlighted in gray.
相關(guān)PDF資料
PDF描述
AYM30DTMD-S189 CONN EDGECARD 60POS R/A .156 SLD
AGLP030V5-VQ128 IC FPGA IGLOO PLUS 30K 128-VQFN
AYM30DTBN-S189 CONN EDGECARD 60POS R/A .156 SLD
AGLP030V5-VQG128 IC FPGA IGLOO PLUS 30K 128-VQFN
ASM30DTBN-S189 CONN EDGECARD 60POS R/A .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AGLN125V5-ZVQG100I 功能描述:IC FPGA NANO 1KB 125K 100VQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標準包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
AGLN250V2-CSG81 功能描述:IC FPGA 250K 1.2-1.5V CSP81 RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標準包裝:24 系列:ECP2 LAB/CLB數(shù):1500 邏輯元件/單元數(shù):12000 RAM 位總計:226304 輸入/輸出數(shù):131 門數(shù):- 電源電壓:1.14 V ~ 1.26 V 安裝類型:表面貼裝 工作溫度:0°C ~ 85°C 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28)
AGLN250V2-CSG81I 功能描述:IC FPGA NANO 1KB 250K 81-CSP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:IGLOO nano 標準包裝:152 系列:IGLOO PLUS LAB/CLB數(shù):- 邏輯元件/單元數(shù):792 RAM 位總計:- 輸入/輸出數(shù):120 門數(shù):30000 電源電壓:1.14 V ~ 1.575 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 85°C 封裝/外殼:289-TFBGA,CSBGA 供應(yīng)商設(shè)備封裝:289-CSP(14x14)
AGLN250V2-DIELOT 制造商:Microsemi Corporation 功能描述:AGLN250V2-DIELOT - Gel-pak, waffle pack, wafer, diced wafer on film 制造商:Microsemi SOC Products Group 功能描述:AGLN250V2-DIELOT - Gel-pak, waffle pack, wafer, diced wafer on film
AGLN250V2-QNG100I 制造商:Microsemi Corporation 功能描述:FPGA IGLOO NANO FAMILY 250K GATES 130NM (CMOS) TECHNOLOGY 1. - Trays