- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄166216 > AM29LV010B-55ED (SPANSION LLC) Flash Memory IC; Leaded Process Compatible:Yes; Memory Size:10Mbit; Package/Case:32-TSOP; Peak Reflow Compatible (260 C):Yes; Supply Voltage Max:3V; Access Time, Tacc:55ns; Series:AM29 RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號： | AM29LV010B-55ED |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | Flash Memory IC; Leaded Process Compatible:Yes; Memory Size:10Mbit; Package/Case:32-TSOP; Peak Reflow Compatible (260 C):Yes; Supply Voltage Max:3V; Access Time, Tacc:55ns; Series:AM29 RoHS Compliant: Yes |
| 中文描述： | 128K X 8 FLASH 3V PROM, 55 ns, PDSO32 |
| 封裝： | LEAD FREE, MO-142BD, TSOP-32 |
| 文件頁數(shù)： | 32/37頁 |
| 文件大小： | 967K |
| 代理商： | AM29LV010B-55ED |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁第35頁第36頁第37頁
4
Am29LV010B
22140D7 February 24, 2009
D A TA SH EET
GENERAL DESCRIPTION
The Am29LV010B is a 1 Mbit, 3.0 Volt-only Flash
memory device organized as 131,072 bytes. The
Am29LV010B has a uniform sector architecture.
The device is offered in 32-pin PLCC and 32-pin TSOP
packages. The byte-wide (x8) data appears on DQ7-DQ0.
All read, erase, and program operations are accomplished
using only a single power supply. The device can also be
programmed in standard EPROM programmers.
The standard Am29LV010B offers access times of 55,
70, and 90 ns (100 ns part is also available), allowing
high speed microprocessors to operate without wait
states. To eliminate bus contention, the device has sep-
arate chip enable (CE#), write enable (WE#) and
output enable (OE#) controls.
The device requires only a single power supply
(2.7V-3.6V) for both read and write functions. Internally
generated and regulated voltages are provided for the
program and erase operations.
The device is entirely command set compatible with the
JEDEC single-power-supply Flash standard. Com-
mands are written to the command register using
standard microprocessor write timings. Register con-
tents serve as input to an internal state-machine that
controls the erase and programming circuitry. Write
cycles also internally latch addresses and data needed
for the programming and erase operations. Reading
data out of the device is similar to reading from other
Flash or EPROM devices.
Device programming occurs by executing the program
command sequence. This initiates the Embedded
Program algorithm—an internal algorithm that auto-
matically times the program pulse widths and verifies
proper cell margin. The Unlock Bypass mode facili-
tates faster programming times by requiring only two
write cycles to program data instead of four.
Device erasure occurs by executing the erase
command sequence. This initiates the Embedded
Erase algorithm—an internal algorithm that automati-
cally preprograms the array (if it is not already
programmed) before executing the erase operation.
During erase, the device automatically times the erase
pulse widths and verifies proper cell margin.
The host system can detect whether a program or
erase operation is complete by reading the DQ7 (Data#
Polling) and DQ6 (toggle) status bits. After a program
or erase cycle has been completed, the device is ready
to read array data or accept another command.
The sector erase architecture allows memory sectors
to be erased and reprogrammed without affecting the
data contents of other sectors. The device is fully
erased when shipped from the factory.
Hardware data protection measures include a low
VCC detector that automatically inhibits write opera-
tions during power transitions. The hardware sector
protection feature disables both program and erase
operations in any combination of the sectors of
memory. This can be achieved in-system or via pro-
gramming equipment.
The Erase Suspend feature enables the user to put
erase on hold for any period of time to read data from,
or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved.
The device offers two power-saving features. When
addresses have been stable for a specified amount of
time, the device enters the automatic sleep mode.
The system can also place the device into the standby
mode. Power consumption is greatly reduced in both
these modes.
AMD’s Flash technology combines years of Flash
memory manufacturing experience to produce the
highest levels of quality, reliability and cost effectiveness.
The device electrically erases all bits within a sector
simultaneously via Fowler-Nordheim tunneling. The
data is programmed using hot electron injection.
相關PDF資料 |
PDF描述 |
|---|---|
| AM29LV160DT-70FK | 1M X 16 FLASH 3V PROM, 70 ns, PDSO48 |
| AM29LV200BT-55RFC | 128K X 16 FLASH 3V PROM, 55 ns, PDSO48 |
| AM29LV256MH128EI | 16M X 16 FLASH 3V PROM, 120 ns, PDSO56 |
| AM29LV256MH118REI | 16M X 16 FLASH 3V PROM, 110 ns, PDSO56 |
| AM29PDL127H83PCIN | 128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM29LV010B-55JCT | 制造商:Spansion 功能描述:1M (128KX8) 3V, UNIFORM SECTOR, PLCC32, COM, T&R - Tape and Reel |
| AM29LV010B-70ED | 制造商:Spansion 功能描述:IC SM FLASH 3V 1MB |
| AM29LV010B-70ED | 制造商:Spansion 功能描述:FLASH MEMORY IC |
| AM29LV010B-70EI | 制造商:Advanced Micro Devices 功能描述: |
| AM29LV010B-70JC | 制造商:ADV-MICRO-DEV 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。