- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C90PC (ADVANCED MICRO DEVICES INC) CMOS Local Area Network Controller for Ethernet (C-LANCE) PDF資料下載
參數(shù)資料
| 型號： | AM79C90PC |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | CMOS Local Area Network Controller for Ethernet (C-LANCE) |
| 中文描述： | 1 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PDIP48 |
| 封裝： | PLASTIC, DIP-48 |
| 文件頁數(shù)： | 5/62頁 |
| 文件大小： | 437K |
| 代理商： | AM79C90PC |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
Am79C90
5
P R E L I M I N A R Y
PIN DESCRIPTION
A16–A23
High Order Address Bus (Output, Three-State)
Additional address bits to access a 24-bit address.
These lines are driven as a Bus Master only.
ADR
Register Address Port Select (Input)
When the C-LANCE is a Slave, ADR indicates which of
the two register ports is selected. ADR LOW selects
register data port; ADR HIGH selects register address
port. ADR must be valid throughout the data portion of
the bus cycle and is only used by the C-LANCE when
CS is LOW.
ALE/AS
Address Latch Enable (Output, Three-State)
Used to demultiplex the DAL lines and define the
address portion of the bus cycle. This l/O pin is pro-
grammable through bit (01) of CSR3.
As ALE (CSR3 (01), ACON = 0), the signal transitions
from a HIGH to a LOW during the address portion of
the transfer and remains LOW during the data portion.
ALE can be used by a Slave device to control a latch on
the bus address lines. When ALE is HIGH, the latch is
open, and when ALE goes LOW, the latch is closed.
As AS (CSR3 (01), ACON = 1), the signal pulses LOW
during the address portion of the bus transaction. The
LOW-to-HlGH transition of AS can be used by a Slave
device to strobe the address into a register.
The C-LANCE drives the ALE/AS line only as a Bus
Master.
BM0/BYTE, BM
1
/BUSAKO
(Output, Three-State)
The two pins are programmable through bit (00) of
CSR3.
BM0, BM1—If CSR3 (00) BCON = 0
PIN 15 = BM0 (Output, Three-State) (48-Pin DlPs)
PIN 16 = BM1 (Output, Three-State) (48-Pin DlPs)
BM0, BM1 (Byte Mask). This indicates that the byte(s)
on the DAL are to be read or written during this bus
transaction. The C-LANCE drives these lines only as a
Bus Master. It ignores the Byte Mask lines when it is a
Bus Slave and assumes word transfers.
Byte selection using Byte Mask is done as described
by the following table:
BYTE, BUSAKO—If CSR3 (00) BCON = 1
PIN 15 = BYTE (Output, Three-State) (48-Pin DlPs)
PIN 16 = BUSAKO (Output) (48-Pin DIPs)
Byte selection may also be done using the BYTE line
and DAL00 line, latched during the address portion of
the bus cycle. The C-LANCE drives BYTE only as a
Bus Master and ignores it when a Bus Slave selection
is done (similar to BM0, BM1). Byte selection is done
as outlined in the following table:
BUSAKO is a bus request daisy chain output. If the chip
is not requesting the bus and it receives HLDA,
BUSAKO will be driven LOW. If the C-LANCE is re-
questing the bus when it receives HLDA, BUSAKO will
remain HIGH.
Byte Swapping
In order to be compatible with the variety of 16-bit mi-
croprocessors available to the designer, the C-LANCE
may be programmed to swap the position of the upper-
and lower-order bytes on data involved in transfers with
the internal FIFOs.
Byte swapping is done when BSWP = 1. The most
significant byte of the word in this case will appear on
DAL lines 7–0 and the least significant byte on DAL
lines 15–8.
When BYTE = H (indicating a byte transfer) the table in-
dicates on which part of the 16-bit data bus the actual
data will appear.
Whenever byte swap is activated, the only data that is
swapped is data traveling to and from the Transmit/
Receive FIFOs.
BM
1
BM
0
Selection
LOW
LOW
Whole Word
LOW
HIGH
Upper Byte
HlGH
LOW
Lower Byte
HlGH
HIGH
None
BYTE
DAL
00
Selection
LOW
LOW
Whole Word
LOW
HIGH
Illegal Condition
HlGH
LOW
Lower Byte
HlGH
HIGH
Upper Byte
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C90PCTR | CMOS Local Area Network Controller for Ethernet (C-LANCE) |
| AM79C930 | PCnet-Mobile Single-Chip Wireless LAN Media Access Controller |
| AM79C930VCW | PCnet-Mobile Single-Chip Wireless LAN Media Access Controller |
| AM79C940VCW | Media Access Controller for Ethernet (MACE) |
| AM79C940 | Media Access Controller for Ethernet (MACE) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C90PCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C90PCTR | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:CMOS Local Area Network Controller for Ethernet (C-LANCE) |
| AM79C90WW WAF | 制造商:Advanced Micro Devices 功能描述: |
| AM79C930 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-Mobile Single-Chip Wireless LAN Media Access Controller |
| AM79C930EVAL-HW | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Am79C930EVAL-HW - PCnet-Mobile Evaluation Kit |
發(fā)布緊急采購，3分鐘左右您將得到回復。