參數資料
型號： AM79C970AVCW
廠商： ADVANCED MICRO DEVICES INC
元件分類： 微控制器/微處理器
英文描述： PCnet-PCI II Single-Chip Full-Duplex Ethernet Controller for PCI Local Bus Product
中文描述： 2 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, PQFP144
封裝： TQFP-144
文件頁數： 150/219頁
文件大?。?/td> 1065K
代理商： AM79C970AVCW
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁當前第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁
AMD
P R E L I M I N A R Y
150
Am79C970A
within the first 4
μ
s after every
transmission for the purpose of
SQE testing will not cause the
LEDOUT bit to be set.
Read/Write accessible always.
COLE is cleared by H_RESET
and is not affected by S_RESET
or by setting the STOP bit.
BCR7: LED3 Status
Bit
Name
Description
BCR7 determines which func-
tion(s) activate the
LED3
pin. The
pin will indicate the logical OR of
the enabled functions. BCR7
defaults to Transmit Status
(XMT) with pulse stretcher
enabled (PSE = 1).
Note that bits 15–0 in this register
are programmable through the
external EEPROM. Reserved
bits and read-only bits should be
programmed to ZERO.
31–16
RES
Reserved locations. Written as
ZEROs and read as undefined.
15
LEDOUT
This bit indicates the current
(non-stretched) value of the LED
output pin. A value of ONE in this
bit indicates that the OR of the
enabled signals is true.
The logical value of the LEDOUT
status signal is determined by the
settings of the individual Status
Enable bits of this register (bits 8
and 6–0).
Read accessible always. This bit
is read only. Writes have no ef-
fect. LEDOUT is unaffected by
H_RESET, S_RESET or by set-
ting the STOP bit.
14
LEDPOL
LED Polarity. When this bit has
the value ZERO, the LED pin will
be asserted LOW whenever the
OR of the enabled signals is true,
and the LED pin will be disabled
and allowed to float whenever
the OR of the enabled signals is
false. (The LED output will be an
open drain output, and the output
value will be the inverse of the
LEDOUT status bit.)
When this bit has the value ONE,
the LED pin will be asserted
HIGH whenever the OR of the
enabled signals is true, and the
LED pin will be driven to a LOW
level whenever the OR of the
enabled signals is false. (The
LED output will be a totem pole
output, and the output value will
be the same polarity as the
LEDOUT status bit.)
The setting of this bit will not ef-
fect the polarity of the LEDOUT
bit for this register.
Read/Write accessible always.
LEDPOL is cleared by H_RESET
and is not affected by S_RESET
or by setting the STOP bit.
13
LEDDIS
LED Disable. This bit is used to
disable the LED output. When
LEDDIS is set to ONE and
LEDPOL is cleared to ZERO, the
LED output pin will be floating.
When LEDDIS is set to ONE and
LEDPOL is set to ONE, the LED
output pin will be driven LOW.
When LEDDIS has the value
ZERO, the LED output value will
be governed by the LEDOUT and
LEDPOL values.
Read/Write accessible always.
LEDDIS is cleared by H_RESET
and is not affected by S_RESET
or by setting the STOP bit.
12–10
RES
Reserved locations. Written as
ZEROs and read as undefined.
Magic Packet Status Enable.
When this bit is set to ONE, a
value of ONE is passed to the
LEDOUT bit in this register when
magic packet mode is enabled
and a magic packet is detected
on the network.
Read/Write accessible always.
MPSE is cleared by H_RESET
and is not affected by S_RESET
or by setting the STOP bit.
Full-duplex Link Status Enable.
Indicates the full-duplex Link
Test Status. When this bit is set
to ONE, a value of ONE is
passed to the LEDOUT signal
when the PCnet-PCI II controller
is functioning in a Link Pass state
and full-duplex operation is en-
abled. When the PCnet-PCI II
controller is not functioning in a
Link Pass state with full-duplex
operation being enabled, a value
of ZERO is passed to the
LEDOUT signal.
9
MPSE
8
FDLSE
When the 10BASE-T port is ac-
tive, a value of ONE is passed to
相關PDF資料
PDF描述
AM79C970 PCnetTM-PCI Single-Chip Ethernet Controller for PCI Local Bus
AM79C971VCW PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971 PCnet⑩-FAST Single-Chip Full-Duplex 10/100 Mbps Ethernet Controller for PCI Local Bus
AM79C971KCW IC LOGIC 16211 24-BIT FET BUS SWITCH -40+85C TSSOP-56 35/TUBE
AM79C972BKCW PCnet⑩-FAST+ Enhanced 10/100 Mbps PCI Ethernet Controller with OnNow Support
相關代理商/技術參數
參數描述
AM79C970AVI\\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AVI\W 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AVIW 制造商:Rochester Electronics LLC 功能描述:
AM79C970AVW 制造商:Rochester Electronics LLC 功能描述:- Bulk
AM79C970AWW WAF 制造商:Advanced Micro Devices 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*