- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366551 > AM79C975VCW (ADVANCED MICRO DEVICES INC) PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY PDF資料下載
參數(shù)資料
| 型號： | AM79C975VCW |
| 廠商： | ADVANCED MICRO DEVICES INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | PCnet⑩-FAST III Single-Chip 10/100 Mbps PCI Ethernet Controller with Integrated PHY |
| 中文描述： | 5 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PQFP176 |
| 封裝： | TQFP-176 |
| 文件頁數(shù)： | 254/304頁 |
| 文件大小： | 2092K |
| 代理商： | AM79C975VCW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁第207頁第208頁第209頁第210頁第211頁第212頁第213頁第214頁第215頁第216頁第217頁第218頁第219頁第220頁第221頁第222頁第223頁第224頁第225頁第226頁第227頁第228頁第229頁第230頁第231頁第232頁第233頁第234頁第235頁第236頁第237頁第238頁第239頁第240頁第241頁第242頁第243頁第244頁第245頁第246頁第247頁第248頁第249頁第250頁第251頁第252頁第253頁當前第254頁第255頁第256頁第257頁第258頁第259頁第260頁第261頁第262頁第263頁第264頁第265頁第266頁第267頁第268頁第269頁第270頁第271頁第272頁第273頁第274頁第275頁第276頁第277頁第278頁第279頁第280頁第281頁第282頁第283頁第284頁第285頁第286頁第287頁第288頁第289頁第290頁第291頁第292頁第293頁第294頁第295頁第296頁第297頁第298頁第299頁第300頁第301頁第302頁第303頁第304頁
254
Am79C973/Am79C975
P R E L I M I N A R Y
since the frequency of the acknowledgment frames is
very low.
Once the receive activity has ended, the Am79C975
controller will set the MRX_DONE bit in the Interrupt
register and clear the MRX_ENABLE bit in the Receive
Status register. The MIRQ pin will be asserted, if the
global interrupt enable bit MIRQEN in the Command
register is set to a 1 and the receive interrupt mask bit
(MRX_DONEM) is cleared to 0 (default state). Once
MIRQ is asserted, the host can read the MRX_DONE
bit in the Interrupt register to determine that the inter-
rupt was caused by the end of the reception. The read
of the Interrupt register will clear the MRX_DONE bit
and cause the deassertion of the MIRQ pin. The Inter-
rupt register also provides a global interrupt bit MIRQ
that is the OR of the MRX_DONE and MTX_DONE
bits.
Once the MRX_DONE bit indicates that the reception
of the acknowledgment frame has ended, the Receive
Status register provides the error status for the recep-
tion. Two error conditions are reported: Framing Error
and Frame Check Sequence Error. There is also an
error summary bit (MRX_ERR). The receive status bits
remain valid as long as the MRX_ENABLE bit is set to
0. The host has the option to discard an erroneous
frame by simply not reading the receive data and un-
protecting the Receive Data memory by setting the
MRX_ENABLE bit.
The host must read the Receive Message Length reg-
ister in order to determine the length of the frame. The
data from the Receive Data memory is read byte by
byte using one or multiple Block Read commands from
the Receive Data port. The command code of the Block
Read command must be set to 40, the address of the
Receive Data port. The Am79C975 controller will indi-
cate in the byte count field the number of bytes that will
follow. The byte count field will indicate 32 in all but the
last transaction in which the byte count field will indi-
cate the remaining bytes of the frame. The device is ca-
pable of transferring data beyond the 32 byte mark. If
the host does not assert NACK after the 32
nd
byte, the
Am79C975 controller will continue driving receive data
onto the MDATA line until the host asserts NACK. If the
master does not have enough buffer space for the in-
coming data, it can abort the data transfer after any
byte. The Am79C975 controller will start the next Block
Read command with the remaining data. The location
within the Receive Data memory from where the next
byte is read is controlled by the Receive Address regis-
ter. This register will come up cleared to 0 after
H_RESET. With every byte read the address register
will auto-increment. This allows a FIFO-type access to
the Receive Data memory and the host does not need
to keep track of the location he is reading from. In addi-
tion, MRX_ADR can be set to any address within the
Receive Data memory in order to read a specific loca-
tion or to start the receive data read from an arbitrary
address inside the Receive Data memory. Note, that
the byte count field in the Block Read command will
only reflect the correct amount of transfer data if the ac-
cess starts at Receive Data memory address 0. If
MRX_ADR is manually changed, the byte count field
should be ignored. The host must use the Receive
Message Length register (MRX_LEN) to determine the
length of the data read operation. Data will be unde-
fined, if the host reads further than the Receive Mes-
sage Length register is indicating.
The Receive Data memory will be protected from over-
writing by another frame, until the host enables the next
receive by setting the MRX_ENABLE bit the Receive
Status register. The operation will also clear the Re-
ceive Address register.
Loopback Operation
The SMIU provides a looback mode for diagnostic pur-
poses. If MLOOP in the Command register is set to 1,
the receive path is not being blocked while the device
is transmitting in half-duplex mode. Receive is never
blocked in full-duplex mode and MLOOP has no effect
in this mode.
For loopback operation, transmit data must be sent
back to the receiver. This is done at the transceiver by
either using an external loopback connector or by pro-
gramming the transceiver for loopback mode. The pro-
gramming must be done using the Am79C975 CSR/
BCR register interface. This limits the SMIU loopback
mode to a debug or manufacturing test environment.
User Accessible Registers
The Serial Management Interface Unit (SMIU) of the
Am79C975 controller provides four types of user ac-
cessible registers: device ID registers, node address
registers, device status registers and control and status
registers. Most registers are accessible via the Read
Byte and/or Write Byte commands. Only the access to
the Transmit and Receive Data port as well as to the
Receive Pattern RAM Data port is performed as a
Block Read or Block Write command. In all commands,
the command code is interpreted as the address of the
register.
Device ID Registers
The following register allow the unique identification of
the Am79C975 device in a system.
SMIU Vendor ID Register 0 (MReg Address 0)
This register is a shadow register of the PCI Vendor ID
Register bits 7:0. The PCI Vendor ID Register is loaded
from the EEPROM.
Bit No.
Name and Description
7:0
MVENDOR_ID[7:0]
相關PDF資料 |
PDF描述 |
|---|---|
| AM79C976 | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C976KIW | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C976KCW | PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C978AKCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
| AM79C978AVCW | Single-Chip 1/10 Mbps PCI Home Networking Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C976 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C976KC | 制造商:Rochester Electronics LLC 功能描述:METRIC PLASTIC QUAD-RING - Bulk |
| AM79C976KCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:PCnet-PRO⑩ 10/100 Mbps PCI Ethernet Controller |
| AM79C976KD | 制造商:Advanced Micro Devices 功能描述:ETHERNET:MEDIA ACCESS CONTROLLER (MAC) |
| AM79C976KF | 制造商:Advanced Micro Devices 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP 制造商:AMD (Advanced Micro Devices) 功能描述:Ethernet CTLR Single Chip 10Mbps/100Mbps 3.3V 208-Pin PQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復。