參數(shù)資料
型號(hào)： AM79C984AKCW
廠商： ADVANCED MICRO DEVICES INC
元件分類： 網(wǎng)絡(luò)接口
英文描述： Circular Connector; No. of Contacts:6; Series:MS27474; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:8; Circular Contact Gender:Pin; Circular Shell Style:Jam Nut Receptacle; Insert Arrangement:8-35 RoHS Compliant: No
中文描述： DATACOM, ETHERNET TRANSCEIVER, PQFP100
封裝： PLASTIC, QFP-100
文件頁(yè)數(shù)： 16/44頁(yè)
文件大小： 222K
代理商： AM79C984AKCW
P R E L I M I N A R Y
16
Am79C984A
b. Alternative reconnection algorithm—A data packet
longer than 512-bit times (nominal) is transmitted by
the partitioned port without a collision.
A partitioned port can also be reconnected by disabling
and re-enabling the port.
All TP ports use the same reconnection algorithm; ei-
ther they must all use the standard algorithm, or they
must all use the alternative reconnection algorithm.
However, the reconnection algorithm for the AUI port is
programmed independently from that of the TP ports.
Detailed Functions
Reset
The eIMR device enters the reset state when the reset
(RST) pin is driven LOW. After the initial application of
power, the RST pin must be held LOW for a minimum
of 150
μ
s. If the RST pin is subsequently asserted while
power is maintained to the eIMR device, a reset dura-
tion of only 4
μ
s is required. This allows the eIMR de-
vice to reset its internal logic. During reset, the eIMR
registers are set to their default values. Also during re-
set, the eIMR device sets the output signals to their in-
active state; that is, all analog outputs are placed in
their idle state, no bidirectional signals are driven, all
active-HIGH signals are driven LOW and all active-
LOW signals are driven HIGH. In a multiple eIMR sys-
tem, the reset signal must be synchronized to CLK.
See Figure 10 in the Systems Applicationssection.
The eIMR device also monitors the state of the SELI
0-1
,
SI, and AMODE pins on the rising (trailing) edge of
RST to configure the operating mode of the device.
Table 1 summarizes the state of the eIMR chip following
reset.
AUI Port
The AUI Port is fully compatible with the IEEE 802.3,
Section 7 requirement for an AUI port. It has the signals
associated with an AUI port: DO, DI, and CI.
The AUI port has two modes of operation: normal and
reverse. When configured for normal operation, the
functionality is that of an AUI port on a MAC (CI is an
input). When configured for reverse operation, the func-
tionality is that of an AUI on a MAU (CI is an output).
The mode of the AUI port is set during the trailing (ris-
ing) edge of the reset pulse, by the state of the AMODE
pin. A LOW sets the AUI port to its normal mode (CI In-
put) and a HIGH sets the AUI port to its reversed (CI
Output) mode.
The eIMR device can be connected directly to a MAC
through the AUI port. This requires that the AUI port be
configured for reverse operation. Refer to the Systems
Applicationssection for more details.
TP Port Interface
Twisted Pair Transmitters
TXD is a differential twisted-pair driver. When properly
terminated, TXD will meet the electrical requirements
for 10BASE-T transmitters as specified in IEEE 802.3,
Section 14.3.1.2.
The TXD signal is filtered on the chip to reduce har-
monic content per IEEE 802.3, Section 14.3.2.1
(10BASE-T). Since filtering is performed in silicon, TXD
can connect directly to a standard transformer, thereby,
eliminating the need for external filtering modules.
Proper termination is shown in the Systems Applica-
tionssection.
Twisted Pair Receivers
RXD is a differential twisted-pair receiver. When prop-
erly terminated, RXD will meet the electrical require-
ments for 10BASE-T receivers as specified in IEEE
802.3, Section 14.3.1.3. The receivers do not require
Table 1. eIMR States after Reset
State after Reset
HIGH
LOW
HIGH
HIGH IMPEDANCE
IDLE
ENABLED
STANDARD ALGORITHM
STANDARD ALGORITHM
ENABLED, TP PORTS IN LINK FAIL
DISABLED IF SI PIN IS HIGH
ENABLED IF SI PIN IS LOW
Function
Active-LOW Outputs
Active-HIGH Outputs
SO Output
DAT, JAM
Transmitters (TP and AUI)
Receivers (TP and AUI)
AUI Partitioning/Reconnection Algorithm
TP Partitioning/Reconnection Algorithm
Link Test Functions for TP Ports
Automatic Receiver Polarity Reversal Function
Pull Up/Pull Down
No
No
No
Either
No
Terminated
N/A
N/A
N/A
N/A
相關(guān)PDF資料
PDF描述
AM79C985JC enhanced Integrated Multiport Repeater Plus (eIMR+⑩)
AM79C985 enhanced Integrated Multiport Repeater Plus (eIMR+⑩)
AM79C985KCW enhanced Integrated Multiport Repeater Plus (eIMR+⑩)
AM79C987 Hardware Implemented Management Information Base (HIMIB) Device
AM79C987JC Hardware Implemented Management Information Base (HIMIB) Device
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C984APLUTS 制造商:Advanced Micro Devices 功能描述:
AM79C984AWW WAF 制造商:Advanced Micro Devices 功能描述:
AM79C985 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:enhanced Integrated Multiport Repeater Plus (eIMR+⑩)
AM79C985JC 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:enhanced Integrated Multiport Repeater Plus (eIMR+⑩)
AM79C985KCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:enhanced Integrated Multiport Repeater Plus (eIMR+⑩)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*