- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366552 > AM8530H (Advanced Micro Devices, Inc.) Serial Communications Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | AM8530H |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Serial Communications Controller |
| 中文描述： | 串行通信控制器 |
| 文件頁(yè)數(shù)： | 133/194頁(yè) |
| 文件大小： | 797K |
| 代理商： | AM8530H |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)當(dāng)前第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)
Register Description
AMD
6–23
Bit 2: Abort/
Flag
On Underrun
This bit affects only SDLC operation and is used to control how the SCC responds to a
transmit underrun condition. If this bit is set to ‘1’ and a transmit underrun occurs, the
SCC sends an abort and a flag instead of CRC. If the bit is reset, the SCC sends CRC on
a transmit underrun. At the beginning of this 16-bit transmission, the Transmit Underrun/
EOM bit is set, causing an External/Status interrupt. The CPU uses this status, along with
the byte count from memory or the DMA, to determine whether the frame must be
retransmitted. A transmit buffer Empty interrupt occurs at the end of this 16-bit transmis-
sion to start the next frame. If both this bit and the Mark/Flag Idle bit are set to ‘1’, all ‘1’s
are transmitted after the transmit underrun. This bit should be set after the first byte of
data is sent to the SCC and reset immediately after the last byte of data so that the frame
will be terminated properly with CRC and a flag. This bit is ignored in Loop mode, but the
programmed value is active upon exiting Loop mode. This bit is reset by a channel or
hardware reset.
Bit 1: Loop Mode
In SDLC mode, the initial set condition of this bit forces the SCC to connect TxD to TxD
and to begin searching the incoming data stream so that it can go on-loop. All bits perti-
nent to SDLC mode operation in other registers must be set before this mode is selected.
The transmitter and receiver should not be enabled until after this mode has been se-
lected. As soon as the Go Active On Poll bit is set and an EOP is received, the SCC goes
on-loop. If this bit is reset after the SCC is on-loop, the SCC waits for the next EOP to go
off-loop.
In synchronous modes, the SCC uses this bit, along with the Go Active On Poll bit, to
synchronize the transmitter to the receiver. The receiver should not be enabled until after
this mode is selected. The TxD pin is held marking when this mode is selected unless a
break condition is programmed. The receiver waits for a sync character to be received
and then enables the transmitter on a character boundary. The break condition, if pro-
grammed, is removed. This mode works properly with sync characters of 6, 8, or 16 bits.
This bit is ignored in Asynchronous mode and is reset by a channel or hardware reset.
Bit 0: 6 Bit/
8 Bit Sync
This bit is used to select a special case of synchronous modes. If this bit is set to ‘1’ in
Monosync mode, the receiver and transmitter sync characters are six bits long instead of
the usual eight. If this bit is set to ‘1’ in Bisync mode, the received sync will be 12 bits and
the transmitter sync character will remain 16 bits long. This bit is ignored in SDLC and
Asynchronous modes but still has effect in the special external sync modes. This bit is
reset by a channel or hardware reset.
6.2.12
WR11 is the Clock Mode Control register. The bits in this register control the sources of
both the receive and transmit clocks, the type of signal on the Sync and
RTxC
pins, and
the direction of the
TRxC
pin. Bit positions for WR11 are shown in Figure 6–13.
Write Register 11 (Cloc k Mode Control)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM85C30-10PC | Enhanced Serial Communications Controller |
| Am85C30 | Serial Communications Controller |
| AM85C30 | Enhanced Serial Communications Controller |
| AM85C30-8PC | Enhanced Serial Communications Controller |
| AM85C30-16JC | Enhanced Serial Communications Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM8530H/AM85C301992 | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Am8530H/Am85C30 1992 - Am8530H/Am85C30 Serial Communications Controller |
| AM8530H-4DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4DCB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
| AM8530H-4JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Communications Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。