參數(shù)資料
型號: AND8066D
廠商: ON SEMICONDUCTOR
英文描述: Interfacing with ECLinPS
中文描述: 接口與業(yè)界的EClinPS
文件頁數(shù): 6/8頁
文件大?。?/td> 72K
代理商: AND8066D
AND8066/D
http://onsemi.com
6
When a 100 Series device drives a 10 Series device,
single–ended, the noise margins are very robust and immunity
is optimized (See Table 3).
Table 3. Noise Margins: MC100EP16DT Interfaced to
an MC10EP16DT Receiver
100 to 10 Noise
Margin HIGH
Temp.
V
OH(min)
– V
IH(min)
Delta
(mV)
–40
°
C
2405 – 2090
315
25
°
C
2405 – 2155
250
85
°
C
2405 – 2215
190
100 to 10 Noise
Margin LOW
Temp.
V
OL(max)
– V
IL(max)
Delta
(mV)
–40
°
C
1605 – 1690
–85
25
°
C
1605 – 1755
–150
85
°
C
1605 – 1810
–205
Edge Rates (dV/dT)
As a driver rising edge approaches the transfer voltage
point of the receiver input, the receiver diminishes in voltage
according to the small signal gain of the device. When the
input voltage level passes through the transfer crosspoint, the
output will “switch” states in an analog or operational
amplifier mode. Non–signal voltage fluctuations and noise
will be amplified. These phenomena will determine the
suitable edge rate limitation. As the edge becomes slower,
ambient noise present on the input pin will typically constrain
practical usability. Typically, this may be from 5 ns to 35 ns
and further precaution, such as shielding, will extend the
operating edge times.
For signal edges slower than 20 ns, a Schmitt trigger circuit
may be considered to reliably sharpen the edge rates. In
theory, ECL logic may operate from sub–hertz (< 1.0 Hz)
frequencies, but real circuit conditions will constrain practical
limits.
Figure 18. Schmitt Trigger with 228 mV Hysteresis
Q
out
16
RT
V
TT
V
CC
or V
TT
V
BB
0.01 F
RT
R2
400
R1
1 k
D
IN
Q
out
Schmitt conditioning may be determined by the resistor
values. An R1 resistor of 1 k provides inverted output
feedback resistor (R
fb
) from Qout to the threshold voltage
point, D. A 400 bias resistor, R2, to V
BB
sets the voltage
offset as a fraction of the output voltage from V
BB
. With an
800 mV V
out
swing, V
BB
will be the midpoint between V
OH
and V
OL
, or 400 mV from a state level. The two resistors
form a voltage divider from either state level to V
BB
.About
28% of the LOW or HIGH state level is developed at the
voltage divider node and ported to D. This will be the offset
a signal must exceed to force the buffer to switch states.
R2
R1
400
1400
114mV
For trVoffset
R2
( VOL
VBB)
400
For tfVoffset
R2
R1
400
1400
114mV
R2
( VOH
VBB)
400
This creates a total of 228 mV of hysteresis conditioning.
The effect of the hysteresis delay in a signal must be
considered in the timing analysis.
相關PDF資料
PDF描述
AND8067 NL27WZ04 Dual Gate Inverter Oscillator Increases the Brightness of LEDs While Reducing Power Consumption
AND8079 A Low Cost DDR Memory Power Supply Using the NCP1571 Synchronous Buck Converter and a LM358 Based Linear Voltage Regulator
AND8079D A Low Cost DDR Memory Power Supply Using the NCP1571 Synchronous Buck Converter and a LM358 Based Linear Voltage Regulator
AND8085 An Introduction to FST
AND8085D An Introduction to FST
相關代理商/技術參數(shù)
參數(shù)描述
AND8067 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:NL27WZ04 Dual Gate Inverter Oscillator Increases the Brightness of LEDs While Reducing Power Consumption
AND8079 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:A Low Cost DDR Memory Power Supply Using the NCP1571 Synchronous Buck Converter and a LM358 Based Linear Voltage Regulator
AND8079D 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:A Low Cost DDR Memory Power Supply Using the NCP1571 Synchronous Buck Converter and a LM358 Based Linear Voltage Regulator
AND8085 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:An Introduction to FST
AND8085D 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:An Introduction to FST