- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄4334 > APA300-CQ352B (Microsemi SoC)IC FPGA PROASIC+ 300K 352-CQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | APA300-CQ352B |
| 廠商： | Microsemi SoC |
| 文件頁(yè)數(shù)： | 95/178頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC FPGA PROASIC+ 300K 352-CQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | ProASICPLUS |
| RAM 位總計(jì)： | 73728 |
| 輸入/輸出數(shù)： | 248 |
| 門(mén)數(shù)： | 300000 |
| 電源電壓： | 2.3 V ~ 2.7 V |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 352-BFCQFP，帶拉桿 |
| 供應(yīng)商設(shè)備封裝： | 352-CQFP（75x75） |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)當(dāng)前第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)
ProASICPLUS Flash Family FPGAs
v5.9
2-13
Lock Signal
An active high Lock signal (added via the SmartGen PLL
development tool) indicates that the PLL has locked to
the incoming clock signal. The PLL will acquire and
maintain a lock even when there is jitter on the incoming
clock signal. The PLL will maintain lock with an input
jitter up to 5% of the input period, with a maximum of
5 ns. Users can employ the Lock signal as a soft reset of
the logic driven by GLB and/or GLA. Note if FIN is not
within specified frequencies, then both the FOUT and lock
signal are indeterminate.
PLL Configuration Options
The PLL can be configured during design (via flash-
configuration bits set in the programming bitstream) or
dynamically during device operation, thus eliminating
the need to reprogram the device. The dynamic
configuration bits are loaded into a serial-in/parallel-out
shift register provided in the clock conditioning circuit.
The shift register can be accessed either from user logic
within the device or via the JTAG port. Another option is
internal
dynamic
configuration
via
user-designed
hardware. Refer to Actel's ProASICPLUS PLL Dynamic
Reconfiguration Using JTAG application note for more
information.
For information on the clock conditioning circuit, refer
to Actel’s Using ProASICPLUS Clock Conditioning Circuits
application note.
Sample Implementations
Frequency Synthesis
Figure 2-13 on page 2-14 illustrates an example where
the PLL is used to multiply a 33 MHz external clock up to
133 MHz. Figure 2-14 on page 2-14 uses two dividers to
synthesize a 50 MHz output clock from a 40 MHz input
reference clock. The input frequency of 40 MHz is
multiplied by five and divided by four, giving an output
clock (GLB) frequency of 50 MHz. When dividers are
used, a given ratio can be generated in multiple ways,
allowing the user to stay within the operating frequency
ranges of the PLL. For example, in this case the input
divider could have been two and the output divider also
two, giving us a division of the input frequency by four
to go with the feedback loop division (effective
multiplication) by five.
Adjustable Clock Delay
Figure 2-15 on page 2-15 illustrates the delay of the
input clock by employing one of the adjustable delay
lines. This is easily done in ProASICPLUS by bypassing the
PLL core entirely and using the output delay line. Notice
also that the output clock can be effectively advanced
relative to the input clock by using the delay line in the
feedback path. This is shown in Figure 2-16 on page 2-15.
Clock Skew Minimization
Figure 2-17 on page 2-16 indicates how feedback from
the clock network can be used to create minimal skew
between the distributed clock network and the input
clock. The input clock is fed to the reference clock input
of the PLL. The output clock (GLA) feeds a clock network.
The feedback input to the PLL uses a clock input delayed
by a routing network. The PLL then adjusts the phase of
the input clock to match the delayed clock, thus
providing nearly zero effective skew between the two
clocks.
Refer
to
Actel's
Clock
Conditioning
Circuits
application
note
for
more
information.
Table 2-8
Clock Conditioning Circuitry Delay-Line
Settings
Delay Line
Delay Value (ns)
DLYB
00
1
+0.25
2
+0.50
3+4.0
DLYA
00
1
+0.25
2
+0.50
3+4.0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| A42MX36-CQ256 | IC FPGA MX SGL CHIP 54K 256-CQFP |
| 93C46AT-I/ST | IC EEPROM 1KBIT 2MHZ 8TSSOP |
| EP2AGX260FF35C6 | IC ARRIA II GX 260K 1152FBGA |
| EP2AGX190FF35I5N | IC ARRIA II GX 190K 1152FBGA |
| EP2AGX190FF35C4N | IC ARRIA II GX 190K 1152FBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| APA300-CQ352M | 制造商:Microsemi Corporation 功能描述:FPGA PROASICPLUS 300K GATES 180MHZ 0.22UM 2.5V 352CQFP - Trays 制造商:Microsemi Corporation 功能描述:IC FPGA PROASIC+ 300K 352CQFP 制造商:Microsemi Corporation 功能描述:IC FPGA 248 I/O 352CQFP |
| APA300-CQB | 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:ProASIC Flash Family FPGAs |
| APA300-CQES | 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:ProASIC Flash Family FPGAs |
| APA300-CQGB | 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:ProASIC Flash Family FPGAs |
| APA300-CQGES | 制造商:ACTEL 制造商全稱(chēng):Actel Corporation 功能描述:ProASIC Flash Family FPGAs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。