參數(shù)資料
型號(hào)： AT40K40LV-3FQC
廠商： ATMEL CORP
元件分類： FPGA
英文描述： FPGA, 2304 CLBS, 40000 GATES, PQFP304
封裝： PLASTIC, QFP-304
文件頁數(shù)： 11/67頁
文件大?。?/td> 1589K
代理商： AT40K40LV-3FQC
19
AT40K/AT40KLV Series FPGA
0896C–FPGA–04/02
Primary, Secondary and
Corner I/Os
The AT40K/AT40KLV has three kinds of I/Os: Primary I/O, Secondary I/O and a Corner
I/O. Every edge cell except corner cells on the AT40K/AT40KLV has access to one Pri-
mary I/O and two Secondary I/Os.
Primary I/O
Every logic cell at the edge of the FPGA array has a direct orthogonal connection to and
from a Primary I/O cell. The Primary I/O interfaces directly to its adjacent core cell. It
also connects into the repeaters on the row immediately above and below the adjacent
core cell. In addition, each Primary I/O also connects into the busing network of the
three nearest edge cells. This is an extremely powerful feature, as it provides logic cells
toward the center of the array with fast access to I/Os via local and express buses. It can
be seen from the diagram that a given Primary I/O can be accessed from any logic cell
on three separate rows or columns of the FPGA. See Figures 12a on page 20 and 13a
Secondary I/O
Every logic cell at the edge of the FPGA array has two direct diagonal connections to a
Secondary I/O cell. The Secondary I/O is located between core cell locations. This I/O
connects on the diagonal inputs to the cell above and the cell below. It also connects to
the repeater of the cell above and below. In addition, each Secondary I/O also connects
into the busing network of the two nearest edge cells. This is an extremely powerful fea-
ture, as it provides logic cells toward the center of the array with fast access to I/Os via
local and express buses. It can be seen from the diagram that a given Secondary I/O
can be accessed from any logic cell on two rows or columns of the FPGA. See Figure
Corner I/O
Logic cells at the corner of the FPGA array have direct-connect access to five separate
I/Os: 2 Primary, 2 Secondary and 1 Corner I/O. Corner I/Os are like an extra Secondary
I/O at each corner of the array. With the inclusion of Corner I/Os, an AT40K/AT40KLV
FPGA with n x n core cells always has 8n I/Os. As the diagram shows, Corner I/Os can
be accessed both from the corner logic cell and the horizontal and vertical busing net-
works running along the edges of the array. This means that many different edge logic
cells can access the Corner I/Os. See Figure 14 on page 22.
相關(guān)PDF資料
PDF描述
AT40KEL040KW1SB FPGA, 2304 CLBS, 50000 GATES, PQFP160
AT40KEL040KZ1SB FPGA, 2304 CLBS, 50000 GATES, PQFP256
AT89C2051-12SCT/R 8-BIT, FLASH, 12 MHz, MICROCONTROLLER, PDSO20
AT89C51-24JCT/R 8-BIT, FLASH, 24 MHz, MICROCONTROLLER, PQCC44
AT89C55-12JA 8-BIT, FLASH, 12 MHz, MICROCONTROLLER, PQCC44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT40K40LV-3FQI 功能描述:IC FPGA 3.3V 2304 CELL 304PQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門陣列） 系列:AT40K/KLV 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA（34.55x34.55）
AT40KAL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AT40KAL Preliminary [Updated 6/03. 38 Pages]
AT40KAL040KW1M 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Military Reprogrammable FPGAs with FreeRAM
AT40KAL040KW1M-E 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Military Reprogrammable FPGAs with FreeRAM
AT40KAL040KW1MMQ 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Military Reprogrammable FPGAs with FreeRAM
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*