參數(shù)資料
型號: AT80C51-25R
廠商: TEMIC SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP44
文件頁數(shù): 101/170頁
文件大?。?/td> 4133K
代理商: AT80C51-25R
36
ATtiny4/5/9/10 [DATASHEET]
8127F–AVR–02/2013
0x000B
RESET: ldi
r16, high(RAMEND); Main program start
0x000C
out
SPH,r16
; Set Stack Pointer
0x000D
ldi
r16, low(RAMEND) ; to top of RAM
0x000E
out
SPL,r16
0x000F
sei
; Enable interrupts
0x0010
<instr>
...
9.2
External Interrupts
External Interrupts are triggered by the INT0 pin or any of the PCINT3..0 pins. Observe that, if enabled, the inter-
rupts will trigger even if the INT0 or PCINT3..0 pins are configured as outputs. This feature provides a way of
generating a software interrupt. Pin change 0 interrupts PCI0 will trigger if any enabled PCINT3..0 pin toggles. The
PCMSK Register controls which pins contribute to the pin change interrupts. Pin change interrupts on PCINT3..0
are detected asynchronously, which means that these interrupts can be used for waking the part also from sleep
modes other than Idle mode.
The INT0 interrupt can be triggered by a falling or rising edge or a low level. This is set up as shown in “EICRA –
External Interrupt Control Register A” on page 37. When the INT0 interrupt is enabled and configured as level trig-
gered, the interrupt will trigger as long as the pin is held low. Note that recognition of falling or rising edge interrupts
on INT0 requires the presence of an I/O clock, as described in “Clock System” on page 17.
9.2.1
Low Level Interrupt
A low level interrupt on INT0 is detected asynchronously. This means that the interrupt source can be used for
waking the part also from sleep modes other than Idle (the I/O clock is halted in all sleep modes except Idle).
Note that if a level triggered interrupt is used for wake-up from Power-down, the required level must be held long
enough for the MCU to complete the wake-up to trigger the level interrupt. If the level disappears before the end of
the Start-up Time, the MCU will still wake up, but no interrupt will be generated. The start-up time is defined as
If the low level on the interrupt pin is removed before the device has woken up then program execution will not be
diverted to the interrupt service routine but continue from the instruction following the SLEEP command.
9.2.2
Pin Change Interrupt Timing
A timing example of a pin change interrupt is shown in Figure 9-1.
相關(guān)PDF資料
PDF描述
AS80C31-36D 8-BIT, 36 MHz, MICROCONTROLLER, PQCC44
AS80C51C-36D 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQCC44
AS80C51-36R 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQCC44
AF180C51C-36D 8-BIT, MROM, 36 MHz, MICROCONTROLLER, PQFP44
AM9080ACC 8-BIT, 2.08 MHz, MICROPROCESSOR, CDIP40
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT80C51ID2 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:80C51 MCUs
AT80C51ID2-RLTIL 功能描述:IC MCU 8051 3V SPI 20MHZ 44-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:80C 標準包裝:9 系列:87C 核心處理器:8051 芯體尺寸:8-位 速度:40/20MHz 連通性:UART/USART 外圍設備:POR,WDT 輸入/輸出數(shù):32 程序存儲器容量:32KB(32K x 8) 程序存儲器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:0°C ~ 70°C 封裝/外殼:40-DIP(0.600",15.24mm) 包裝:管件
AT80C51ID2-RLTIM 功能描述:IC MCU 8051 5V SPI 20MHZ 44-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:80C 標準包裝:9 系列:87C 核心處理器:8051 芯體尺寸:8-位 速度:40/20MHz 連通性:UART/USART 外圍設備:POR,WDT 輸入/輸出數(shù):32 程序存儲器容量:32KB(32K x 8) 程序存儲器類型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:0°C ~ 70°C 封裝/外殼:40-DIP(0.600",15.24mm) 包裝:管件
AT80C51ID2-RLTUL 功能描述:8位微控制器 -MCU C51ID2 ROMless ind 3V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
AT80C51ID2-RLTUM 功能描述:8位微控制器 -MCU C51ID2 ROMless ind 5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT