參數(shù)資料
型號(hào): AT80C51RD2-RLTUM
廠商: Atmel
文件頁(yè)數(shù): 54/81頁(yè)
文件大?。?/td> 0K
描述: IC 8051 MCU 5V SPI 20MHZ 44-VQFP
標(biāo)準(zhǔn)包裝: 800
系列: 80C
核心處理器: 8051
芯體尺寸: 8-位
速度: 40MHz
連通性: UART/USART
外圍設(shè)備: POR,PWM,WDT
輸入/輸出數(shù): 32
程序存儲(chǔ)器類(lèi)型: ROMless
RAM 容量: 1K x 8
電壓 - 電源 (Vcc/Vdd): 4.5 V ~ 5.5 V
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 44-LQFP
包裝: 托盤(pán)
58
4113D–8051–01/09
AT80C51RD2
15. Hardware Watchdog Timer
The WDT is intended as a recovery method in situations where the CPU may be subjected to
software upset. The WDT consists of a 14-bit counter and the WatchDog Timer Reset
(WDTRST) SFR. The WDT is by default disabled from exiting reset. To enable the WDT, user
must write 01EH and 0E1H in sequence to the WDTRST, SFR location 0A6H. When WDT is
enabled, it will increment every machine cycle while the oscillator is running and there is no way
to disable the WDT except through reset (either hardware reset or WDT overflow reset). When
WDT overflows, it will drive an output RESET HIGH pulse at the RST-pin.
15.1
Using the WDT
To enable the WDT, user must write 01EH and 0E1H in sequence to the WDTRST, SFR loca-
tion 0A6H. When WDT is enabled, the user needs to service it by writing to 01EH and 0E1H to
WDTRST to avoid WDT overflow. The 14-bit counter overflows when it reaches 16383 (3FFFH)
and this will reset the device. When WDT is enabled, it will increment every machine cycle while
the oscillator is running. Therefore, the user must reset the WDT at least every 16383 machine
cycles. To reset the WDT the user must write 01EH and 0E1H to WDTRST. WDTRST is a write
only register. The WDT counter cannot be read or written. When WDT overflows, it will generate
an output RESET pulse at the RST-pin. The RESET pulse duration is 96 x T
CLK PERIPH, where
T
CLK PERIPH= 1/FCLK PERIPH. To make the best use of the WDT, it should be serviced in those sec-
tions of code that will periodically be executed within the time required to prevent a WDT reset.
To have a more powerful WDT, a 2
7 counter has been added to extend the Time-out capability,
ranking from 16 ms to 2s @ F
osc = 12 MHz. To manage this feature, refer to WDTPRG register
description, Table 15-1.
Table 15-1.
WDTRST Register
WDTRST - Watchdog Reset Register (0A6h)
Reset Value = XXXX XXXXb
Write only, this SFR is used to reset/enable the WDT by writing 01EH then 0E1H in sequence.
76
543
210
--
----
--
相關(guān)PDF資料
PDF描述
AT89S52-24JU IC MCU 8K FLASH 24MHZ 44-PLCC
AT89S52-24PU IC MCU 8K FLASH 24MHZ 40-DIP
200875-1 CONN FIXED JACKSCREW FMLE W/HDWR
202174-4 CONN GUIDE SKT CORNER 104CF POS
202173-1 CONN GUIDE PIN CORNER 104CF POS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT80C51RD2-SLRUM 功能描述:8位微控制器 -MCU MCU 8-Bit HI Perform ROMless 3-5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
AT80C51RD2-SLSCM 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Microcontroller
AT80C51RD2-SLSIL 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:80C51 High Performance ROM 8-bit Microcontroller
AT80C51RD2-SLSIM 功能描述:IC MCU 8051 5V SPI 20MHZ 44-PLCC RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:80C 標(biāo)準(zhǔn)包裝:9 系列:87C 核心處理器:8051 芯體尺寸:8-位 速度:40/20MHz 連通性:UART/USART 外圍設(shè)備:POR,WDT 輸入/輸出數(shù):32 程序存儲(chǔ)器容量:32KB(32K x 8) 程序存儲(chǔ)器類(lèi)型:OTP EEPROM 大小:- RAM 容量:256 x 8 電壓 - 電源 (Vcc/Vdd):4.5 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:- 振蕩器型:內(nèi)部 工作溫度:0°C ~ 70°C 封裝/外殼:40-DIP(0.600",15.24mm) 包裝:管件
AT80C51RD2-SLSUL 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:80C51 High Performance ROM 8-bit Microcontroller