CLK CPU and FCLK PERIPH, for C" />
鍙冩暩(sh霉)璩囨枡
鍨嬭櫉锛� AT89C51ID2-SLSUM
寤犲晢锛� Atmel
鏂囦欢闋佹暩(sh霉)锛� 71/157闋�
鏂囦欢澶у皬锛� 0K
鎻忚堪锛� IC 8051 MCU FLASH 64K 44PLCC
鐢�(ch菐n)鍝佸煿瑷撴ā濉婏細 MCU Product Line Introduction
妯欐簴鍖呰锛� 972
绯诲垪锛� 89C
鏍稿績铏曠悊鍣細 8051
鑺珨灏哄锛� 8-浣�
閫熷害锛� 60MHz
閫i€氭€э細 I²C锛孲PI锛孶ART/USART
澶栧湇瑷倷锛� POR锛孭WM锛學DT
杓稿叆/杓稿嚭鏁�(sh霉)锛� 34
绋嬪簭瀛樺劜鍣ㄥ閲忥細 64KB锛�64K x 8锛�
绋嬪簭瀛樺劜鍣ㄩ鍨嬶細 闁冨瓨
EEPROM 澶�?銆�?/td> 2K x 8
RAM 瀹归噺锛� 2K x 8
闆诲 - 闆绘簮 (Vcc/Vdd)锛� 2.7 V ~ 5.5 V
鎸暕鍣ㄥ瀷锛� 澶栭儴
宸ヤ綔婧害锛� -40°C ~ 85°C
灏佽/澶栨锛� 44-LCC锛圝 褰㈠紩绶氾級
鍖呰锛� 绠′欢
閰嶇敤锛� AT89OCD-01-ND - USB EMULATOR FOR AT8XC51 MCU
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�绗�47闋�绗�48闋�绗�49闋�绗�50闋�绗�51闋�绗�52闋�绗�53闋�绗�54闋�绗�55闋�绗�56闋�绗�57闋�绗�58闋�绗�59闋�绗�60闋�绗�61闋�绗�62闋�绗�63闋�绗�64闋�绗�65闋�绗�66闋�绗�67闋�绗�68闋�绗�69闋�绗�70闋�鐣跺墠绗�71闋�绗�72闋�绗�73闋�绗�74闋�绗�75闋�绗�76闋�绗�77闋�绗�78闋�绗�79闋�绗�80闋�绗�81闋�绗�82闋�绗�83闋�绗�84闋�绗�85闋�绗�86闋�绗�87闋�绗�88闋�绗�89闋�绗�90闋�绗�91闋�绗�92闋�绗�93闋�绗�94闋�绗�95闋�绗�96闋�绗�97闋�绗�98闋�绗�99闋�绗�100闋�绗�101闋�绗�102闋�绗�103闋�绗�104闋�绗�105闋�绗�106闋�绗�107闋�绗�108闋�绗�109闋�绗�110闋�绗�111闋�绗�112闋�绗�113闋�绗�114闋�绗�115闋�绗�116闋�绗�117闋�绗�118闋�绗�119闋�绗�120闋�绗�121闋�绗�122闋�绗�123闋�绗�124闋�绗�125闋�绗�126闋�绗�127闋�绗�128闋�绗�129闋�绗�130闋�绗�131闋�绗�132闋�绗�133闋�绗�134闋�绗�135闋�绗�136闋�绗�137闋�绗�138闋�绗�139闋�绗�140闋�绗�141闋�绗�142闋�绗�143闋�绗�144闋�绗�145闋�绗�146闋�绗�147闋�绗�148闋�绗�149闋�绗�150闋�绗�151闋�绗�152闋�绗�153闋�绗�154闋�绗�155闋�绗�156闋�绗�157闋�
20
AT89C51ID2
4289C鈥�8051鈥�11/05
鈥揊
CLK CPU and FCLK PERIPH, for CKRL鈮�0xFF
In X2 Mode:
In X1 Mode:
Timer 0: Clock Inputs
Figure 1. Timer 0: Clock Inputs
Note:
The SCLKT0 bit in OSCCON register allows to select Timer 0 Subsidiary clock.
SCLKT0 = 0: Timer 0 uses the standard T0 pin as clock input (Standard mode)
SCLKT0 = 1: Timer 0 uses the special Sub Clock as clock input, this feature can be use
as periodic interrupt for time clock.
F
CPU
F
=
CLKPERIPH
F
OSCA
2255
CKRL
鈥�
()
----------------------------------------------
=
F
CPU
F
=
CLKPERIPH
F
OSCA
4255
CKRL
鈥�
()
----------------------------------------------
=
SCLKT0
1
0
FCLK PERIPH
:6
T0 pin
C/T
1
0
OSCCON
TMOD
Gate
INT0
TR0
Timer 0
Control
Sub Clock
(AT 8xC51Ix2 only)
鐩搁棞PDF璩囨枡
PDF鎻忚堪
AT91SAM7X128B-CU IC MCU 128KB FLASH 100TFBGA
AT91SAM7XC128B-AU MCU ARM 128K HS FLASH 100-LQFP
ATSAM3U1CA-CU IC MCU 32BIT 64KB FLASH 100TFBGA
1981584-1 CONN RCPT MICRO USB TYPE AB
1981568-1 CONN RCPT MICRO USB B R/A SMD
鐩搁棞浠g悊鍟�/鎶€琛撳弮鏁�(sh霉)
鍙冩暩(sh霉)鎻忚堪
AT89C51ID2-SMSIM 鍒堕€犲晢:ATMEL 鍒堕€犲晢鍏ㄧū:ATMEL Corporation 鍔熻兘鎻忚堪:8-bit Flash Microcontroller
AT89C51ID2-UM 鍒堕€犲晢:ATMEL 鍒堕€犲晢鍏ㄧū:ATMEL Corporation 鍔熻兘鎻忚堪:8-bit Flash Microcontroller
AT89C51RB2 鍒堕€犲晢:ATMEL 鍒堕€犲晢鍏ㄧū:ATMEL Corporation 鍔熻兘鎻忚堪:8-bit Microcontroller with 16K/ 32K Bytes Flash
AT89C51RB2/RC2 鍒堕€犲晢:ATMEL 鍒堕€犲晢鍏ㄧū:ATMEL Corporation 鍔熻兘鎻忚堪:AT89C51RB2/RC2 [Updated 4/03. 125 Pages]
AT89C51RB2_06 鍒堕€犲晢:ATMEL 鍒堕€犲晢鍏ㄧū:ATMEL Corporation 鍔熻兘鎻忚堪:8-bit Microcontroller with 16K/ 32K Bytes Flash