參數(shù)資料
型號: AT89LP4052-20PU
廠商: Atmel
文件頁數(shù): 15/94頁
文件大?。?/td> 0K
描述: IC 8051 MCU FLASH 4K 20DIP
產(chǎn)品培訓模塊: MCU Product Line Introduction
標準包裝: 18
系列: 89LP
核心處理器: 8051
芯體尺寸: 8-位
速度: 20MHz
連通性: SPI,UART/USART
外圍設(shè)備: 欠壓檢測/復(fù)位,POR,PWM,WDT
輸入/輸出數(shù): 15
程序存儲器容量: 4KB(4K x 8)
程序存儲器類型: 閃存
RAM 容量: 256 x 8
電壓 - 電源 (Vcc/Vdd): 2.4 V ~ 5.5 V
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 20-DIP(0.300",7.62mm)
包裝: 管件
產(chǎn)品目錄頁面: 616 (CN2011-ZH PDF)
22
3547J–MICRO–10/09
AT89LP2052/LP4052
15.3
Open-drain Output
The open-drain output configuration turns off all pull-ups and only drives the pull-down transistor
of the port pin when the port register contains a logic “0”. To be used as a logic output, a port
configured in this manner must have an external pull-up, typically a resistor tied to V
CC. The pull-
down for this mode is the same as for the quasi-bidirectional mode. The open-drain port configu-
ration is shown in Figure 15-4. The input circuitry of P3.2 and P3.3 is not disabled during Power-
down (see Figure 15-3).
Figure 15-4. Open-Drain Output
15.4
Push-pull Output
The push-pull output configuration has the same pull-down structure as both the open-drain and
the quasi-bidirectional output modes, but provides a continuous strong pull-up when the port
register contains a logic “1”. The push-pull mode may be used when more source current is
needed from a port output. The push-pull port configuration is shown in Figure 15-5. The input
circuitry of P3.2 and P3.3 is not disabled during Power-down (see Figure 15-3).
Figure 15-5. Push-pull Output
15.5
Port 1 Analog Functions
The AT89LP2052/LP4052 incorporates an analog comparator. In order to give the best analog
performance and minimize power consumption, pins that are being used for analog functions
must have both the digital outputs and digital inputs disabled. Digital outputs are disabled by put-
ting the port pins into the input-only mode as described in Section 15. “I/O Ports” on page 20.
Digital inputs on P1.0 and P1.1 are disabled whenever the Analog Comparator is enabled by
setting the CEN bit in ACSR. CEN forces the PWD input on P1.0 and P1.1 low, thereby disabling
the Schmitt trigger circuitry.
Port
Pin
From Port
Register
Input
Data
PWD
Port
Pin
VCC
From Port
Register
Input
Data
PWD
相關(guān)PDF資料
PDF描述
ATMEGA168V-10MQR MCU AVR 16KB FLASH 10MHZ 32QFN
ATTINY2313-20SU IC MCU AVR 2K FLASH 20SOIC
70295-002 GUIDE PIN
ATTINY24-20PU IC MCU AVR 2K FLASH 20MHZ 14-DIP
ATTINY24V-10PU IC MCU AVR 2K FLASH 10MHZ 14-DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AT89LP4052-20SU 功能描述:8位微控制器 -MCU SINGLE CYCLE 4K FLASH-20MHZ 2.4-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
AT89LP4052-20XU 功能描述:8位微控制器 -MCU SINGLE CYC 4K FLASH -20MHZ 2.4-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
AT89LP4052W-10SU 功能描述:8位微控制器 -MCU SINGLE CYCLE 4K ISP FLASH 2.0-3.6V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
AT89LP4052W-10XU 功能描述:8位微控制器 -MCU SINGLE CYCLE 4K ISP FLASH 2.0-3.6V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
AT89LP428-20AU 功能描述:8位微控制器 -MCU SingleCycle 8051 4K ISP Flash 2.4V RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT