參數(shù)資料
型號(hào): ATTINY15L-1SI
廠商: Atmel
文件頁(yè)數(shù): 3/85頁(yè)
文件大?。?/td> 0K
描述: IC AVR MCU 1K FLASH 2.7V SO8
標(biāo)準(zhǔn)包裝: 95
系列: AVR® ATtiny
核心處理器: AVR
芯體尺寸: 8-位
速度: 1.6MHz
外圍設(shè)備: 欠壓檢測(cè)/復(fù)位,POR,PWM,WDT
輸入/輸出數(shù): 6
程序存儲(chǔ)器容量: 1KB(512 x 16)
程序存儲(chǔ)器類(lèi)型: 閃存
EEPROM 大?。?/td> 64 x 8
電壓 - 電源 (Vcc/Vdd): 2.7 V ~ 5.5 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 4x10b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 8-SOIC(0.209",5.30mm 寬)
包裝: 管件
11
ATtiny15L
1187H–AVR–09/07
Note:
1. Reserved and unused locations are not shown in the table.
All ATtiny15L I/O and peripheral registers are placed in the I/O space. The I/O locations
are accessed by the IN and OUT instructions transferring data between the 32 general
purpose working registers and the I/O space. I/O Registers within the address range
$00 - $1F are directly bit-accessible using the SBI and CBI instructions. In these regis-
ters, the value of single bits can be checked by using the SBIS and SBIC instructions.
Refer to the instruction set chapter for more details. For compatibility with future
devices, reserved bits should be written zero if accessed. Reserved I/O memory
addresses should never be written.
The I/O and Peripheral Control Registers are explained in the following sections.
The Status Register – SREG
The AVR Status Register – SREG – at I/O space location $3F is defined as:
Bit 7 – I: Global Interrupt Enable
The Global Interrupt Enable bit must be set (one) for the interrupts to be enabled. The
individual interrupt enable control is then performed in the Interrupt Mask Registers –
GIMSK and TIMSK. If the Global Interrupt Enable Register is cleared (zero), none of the
interrupts are enabled independent of the GIMSK and TIMSK values. The I-bit is cleared
by hardware after an interrupt has occurred, and is set by the RETI instruction to enable
subsequent interrupts.
Bit 6 – T: Bit Copy Storage
The Bit Copy instructions BLD (Bit LoaD) and BST (Bit STore) use the T-bit as source
and destination for the operated bit. A bit from a register in the Register File can be cop-
ied into T by the BST instruction, and a bit in T can be copied into a bit in a register in the
Register File by the BLD instruction.
Bit 5 – H: Half-carry Flag
The Half-carry Flag H indicates a half-carry in some arithmetic operations. See the
Instruction Set description for detailed information.
Bit 4 – S: Sign Bit, S = N
⊕ V
The S-bit is always an exclusive or between the Negative Flag N and the Two’s Comple-
ment Overflow Flag V. See the Instruction Set description for detailed information.
Bit 3 – V: Two’s Complement Overflow Flag
The Two’s Complement Overflow Flag V supports two’s complement arithmetics. See
the Instruction Set description for detailed information.
$06
ADCSR
ADC Control and Status Register
$05
ADCH
ADC Data Register High
$04
ADCL
ADC Data Register Low
Table 2. ATtiny15L I/O Space
(1) (Continued)
Address Hex
Name
Function
Bit
765
432
10
$3F
I
T
H
S
V
N
Z
C
SREG
Read/Write
R/W
Initial Value
0
相關(guān)PDF資料
PDF描述
ATTINY15L-1SC IC AVR MCU 1K FLASH 2.7V SO8
ATTINY15L-1PI IC AVR MCU 1K FLASH 2.7V 8DIP
ATTINY15L-1PC IC AVR MCU 1K FLASH 2.7V 8DIP
AT89C2051-24SI MICRO CONTROLLER
AT90S8515-8JC IC MCU 8K FLSH 8MHZ 44PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ATTINY15L-1SI SL383 制造商:Atmel Corporation 功能描述:MCU 8-bit ATtiny AVR RISC 1KB Flash 3.3V/5V 8-Pin SOIC EIAJ T/R
ATTINY15L-1SITRSL#QS309 制造商:Atmel Corporation 功能描述:ATLATTINY15L-1SITRSL#QS309 PGMD FOR AAPL
ATTINY15L-1SU 功能描述:8位微控制器 -MCU AVR 1K FLASH 64B EE ADC 3V 1.6MHZ RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
ATTINY15L-1SU SL383 制造商:Atmel Corporation 功能描述:AVR, 1K FLASH, 64B EE, ADC, 8
ATTINY15POD 功能描述:仿真器/模擬器 AVR ICE10 POD REPLACEMENT RoHS:否 制造商:Blackhawk 產(chǎn)品:System Trace Emulators 工具用于評(píng)估:C6000, C5000, C2000, OMAP, DAVINCI, SITARA, TMS470, TMS570, ARM 7/9, ARM Cortex A8/R4/M3 用于:XDS560v2