- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369482 > BR1570 WarpLink Reference Design Platform PDF資料下載
參數(shù)資料
| 型號： | BR1570 |
| 英文描述： | WarpLink Reference Design Platform |
| 中文描述： | WarpLink參考設(shè)計平臺 |
| 文件頁數(shù)： | 5/24頁 |
| 文件大?。?/td> | 492K |
| 代理商： | BR1570 |
WarpLink Reference Design Platform
5
For More Information On This Product,
Go to: www.freescale.com
Figure 3. Fabric Interconnects
Clock Distribution
The system has two point-to-point distributed clock networks. The primary network originates from slot 8 and is distributed to all slots. The
redundant one is from slot 7, which is also distributed to all slots. The card in each slot selects its own on-board clock, or the clock
distributed by either the primary network or the secondary network. Motorola’s MC100ES6111 device (on the card in slot 7 or 8) is used to
drive the clock distribution network. An MC100EP222 clock receiver on each Line Card is used to receive the distributed clock, and the
MC100EP8111 HSTL clock buffer on the Line Card brings the clock signals to HSTL level to be used by WarpLink.
Processor Bus
The system has a multi-drop 32-bit bus going to all slots that can be used as a processor bus. A host card in slot 7 or 8 with a processor
can send and receive control and status messages to all slots. Slot 8 houses the primary control card, and slot 7 the redundant control card.
The multi-drop 32-bit bus is designed to terminate Gunning Transceiver Logic Plus (GTLP) drivers.
Backplane
The key subassembly of the WarpLink Reference Design Platform is the backplane. It is a 14.96 in x 15.57 in FR-4, 28-layer Printed Circuit
Board (PCB). Eight columns of connectors form the eight slots into which the cards are inserted. The majority of the backplane traces form
the 3.125 Gbd channels that interconnect the WarpLink 2.5 devices on the daughter cards through the mesh and fabric topologies
described previously. Other traces form the clock distribution network and the processor bus.
Redundant Line Port 1
Primary Line Port 3
Redundant Line Port 4
Primary Line Port 4
Redundant Line Port 2
Redundant Line Port 3
Primary Line Port 1
Primary Line Port 2
S
S
S
S
S
S
S
S
Fabric Ports 1 - 32
10 Gbps
per slot
(Primary)
10 Gbps
per slot
(Redundant)
F
Freescale Semiconductor, Inc.
n
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| BR200A | TRANSISTOR | BJT | NPN | 50V V(BR)CEO | 20A I(C) | TO-210AC |
| BR200B | TRANSISTOR | BJT | NPN | 50V V(BR)CEO | 20A I(C) | TO-210AC |
| BR201A | TRANSISTOR | BJT | NPN | 75V V(BR)CEO | 20A I(C) | TO-210AC |
| BR201B | TRANSISTOR | BJT | NPN | 75V V(BR)CEO | 20A I(C) | TO-210AC |
| BR211-140AMO | SINGLE BIDIRECTIONAL BREAKOVER DIODE|157V V(BO) MAX|1A I(S)|SOD-84 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| BR158 | 功能描述:橋式整流器 15A 800V RoHS:否 制造商:Vishay 產(chǎn)品:Single Phase Bridge 峰值反向電壓:1000 V 最大 RMS 反向電壓: 正向連續(xù)電流:4.5 A 最大浪涌電流:450 A 正向電壓下降:1 V 最大反向漏泄電流:10 uA 功率耗散: 最大工作溫度:+ 150 C 長度:30.3 mm 寬度:4.1 mm 高度:20.3 mm 安裝風(fēng)格:Through Hole 封裝 / 箱體:SIP-4 封裝:Tube |
| BR158L | 制造商:GOOD-ARK 制造商全稱:GOOD-ARK Electronics 功能描述:SILICON BRIDGE RECTIFIERS |
| BR158W | 功能描述:橋式整流器 15A 800V Wire Lds RoHS:否 制造商:Vishay 產(chǎn)品:Single Phase Bridge 峰值反向電壓:1000 V 最大 RMS 反向電壓: 正向連續(xù)電流:4.5 A 最大浪涌電流:450 A 正向電壓下降:1 V 最大反向漏泄電流:10 uA 功率耗散: 最大工作溫度:+ 150 C 長度:30.3 mm 寬度:4.1 mm 高度:20.3 mm 安裝風(fēng)格:Through Hole 封裝 / 箱體:SIP-4 封裝:Tube |
| BR15A | 制造商:Cooper Wiring Devices 功能描述: |
| BR15A601 | 制造商:Veeder-Root Company 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。