10
Data Device Corporation
www.ddc-web.com
BU-62743/62843/62864
A-03/03-1M
BITS 15-0 ARE RESERVED
Write these bits as 0s.
BITS 31-2 ARE RESERVED
Must be written as. 0s.
CLEAR FAIL-SAFE INTERRUPT
Clears the Fail-safe Interrupt when set to "1". Fail-safe interrupts
can also be cleared via the Fail-safe Interrupt Autoclear mecha-
nism, enabled by bit 18 in Reg 1.
ACE RESET
Resets the ACE when set to "1".
PCI ENHANCED MINI-ACE REGISTER AND MEMORY
ADDRESSING
The software interface of the Enhanced Mini-ACE portion of the
PCI EMA to the host processor consists of 24 internal opera-
tional registers for normal operation, an additional 24 test regis-
ters, plus 64K words of shared memory address space.The PCI
Enhanced Mini-ACE's 4K X 16 or 64K X 17 internal RAM resides
in this address space.
31 (MSB)
RESERVED - BIT 31 (MSB)
TABLE 16. REG6 GENERAL PURPOSE REGISTER
(READ/WRITE 818H)
BIT
DESCRIPTION
0 (LSB)
RESERVED - BIT 0 (LSB)
31 (MSB)
RESERVED, WRITE AS 0 - BIT 31 (MSB)
TABLE 17. REG7 RESERVED REGISTER
(WRITE 81CH)
BIT
DESCRIPTION
1
CLEAR FAILSAFE INTERRUPT
0 (LSB)
ACE RESET - BIT 0 (LSB)
This register will be all 0s after RST#. No access to this regis-
ter is needed for normal applications.
For normal operation, the host processor only needs to access
the lower 32 register address locations (00-1Fh, PCI BAR1 off-
set 00-7Ch).The next 32 locations (20-3F, PCI BAR1 offset 80h-
FCh) should be reserved, since many of these are used for fac-
tory test.
INTERNAL 1553 REGISTERS
The internal address mapping for the PCI Enhanced Mini-ACE
registers is illustrated in TABLE 18. Note that the address lines
shown are the PCI Enhanced Mini-ACE’s internal ACE register
bus and are left shifted 2 bits with respect to the PCI address: A0
= PCI A2, A1 = PCI A3, etc. For example, Interrupt mask regis-
ter #1 is located at PCI address BAR1 offset + 0h, Configuration
Register #1 is at BAR1 offset + 4h, etc.Note that TABLE 18 does
not show the internal A5 register address line, which is normally
0 and is set only for access to the reserved factory test registers.
The configuration registers will be cleared to 0000h after hard-
ware or software reset, with the exception of the Enhanced CPU
Access bit (bit 14 in Configuration register #6).
This register will be all 0s after RST#. This read/write register
is available for customer use, perhaps as a flag register for sig-
naling between bus masters.