參數(shù)資料
型號: BU-62743
英文描述: MIL-STD-1553 Components |PCI-Enhanced Mini-ACE?
中文描述: 符合MIL - STD - 1553器件|的PCI增強(qiáng)迷你ACE論壇?
文件頁數(shù): 23/56頁
文件大小: 368K
代理商: BU-62743
23
Data Device Corporation
www.ddc-web.com
BU-62743/62843/62864
A-03/03-1M
mnemonic, code value, parameter, and description. TABLE 53
defines all the condition codes.
Eight of the condition codes (8 through F) are set or cleared as
the result of the most recent message. The other eight are
defined as "General Purpose" condition codes GP0 through
GP7.There are three mechanisms for programming the values of
the General Purpose Condition Code bits: (1) They may be set,
cleared, or toggled by the host processor, by means of the BC
GENERAL PURPOSE FLAG REGISTER; (2) they may be set,
cleared, or toggled by the BC message sequence control
processor, by means of the GP Flag Bits (FLG) instruction; and
(3) GP0 and GP1 only (but none of the others) may be set or
cleared by means of the BC message sequence control proces-
sor's Compare Frame Timer (CFT) or Compare Message Timer
(CMT) instructions.
The host processor also has read-only access to the BC condi-
tion codes by means of the BC CONDITION CODE REGISTER.
Note that four (4) instructions are unconditional. These are
Compare to Frame Timer (CFT), Compare to Message Timer
(CMT), GP Flag Bits (FLG), and Execute and Flip (XQF). For
these instructions, the Condition Code Field is "don't care".That
is, these instructions are always executed, regardless of the
result of the condition code test.
All other instructions are conditional. That is, they will only be
executed if the condition code specified by the condition code
field in the op code word tests true. If the condition code field
tests false, the instruction list pointer will skip down to the next
instruction.
As shown in TABLE 52, many of the operations include a single-
word parameter. For an XEQ (execute message) operation, the
parameter is a pointer to the start of the message's control/sta-
tus block. For other operations, the parameter may be an
address, a time value, an interrupt pattern, a mechanism to set
or clear general purpose flag bits, or an immediate value. For
several op codes, the parameter is "don't care" (not used).
As described above, some of the op codes will cause the mes-
sage sequence control processor to execute messages. In this
case, the parameter references the first word of a message con-
trol/status block. With the exception of RT-to-RT transfer mes-
sages, all message status/control blocks are eight words long: a
block control word, time-to-next-message parameter, data block
pointer, command word, status word, loopback word, block sta-
tus word, and time tag word.
In the case of an RT-to-RT transfer message, the size of the mes-
sage control/status block increases to 16 words. However, in this
case, the last six words are not used; the ninth and tenth words
are for the second command word and second status word.
The third word in the message control/status block is a pointer
that references the first word of the message's data word block.
Note that the data word block stores only data words, which are
to be either transmitted or received by the BC. By segregating
data words from command words, status words, and other con-
trol and "housekeeping" functions, this architecture enables the
use of convenient, usable data structures, such as circular
buffers and double buffers.
Other operations support program flow control;i.e., jump and call
capability.The call capability includes maintenance of a call stack
which supports a maximum of four (4) entries; there is also a
return instruction. In the case of a call stack overrun or underrun,
the BC will issue a CALL STACK POINTER REGISTER ERROR
interrupt, if enabled.
Other op codes may be used to delay for a specified time; start
a new BC frame; wait for an external trigger to start a new frame;
do comparisons based on frame time and time-to-next message;
load the time tag or frame time registers; halt; and issue host
interrupts. In the case of host interrupts, the message control
processor passes a 4-bit user-defined interrupt vector to the
host, by means of the PCI Enhanced Mini-ACE's Interrupt Status
Register.
The purpose of the FLG instruction is to enable the message
sequence controller to set, clear, or toggle the value(s) of any or
all of the eight general purpose condition flags.
The op code parity bit encompasses all sixteen bits of the op
code word. This bit must be programmed for odd parity. If the
message sequence control processor fetches an undefined op
code word, an op code word with even parity, or bits 9-5 of an op
code word do not have a binary pattern of 01010, the message
sequence control processor will immediately halt the BC's oper-
ation. In addition, if enabled, a BC TRAP OP CODE interrupt will
be issued. Also, if enabled, a parity error will result in an OP
CODE PARITY ERROR interrupt. TABLE 53 describes the
Condition Codes.
FIGURE 3. BC OP CODE FORMAT
15
10
11
12
13
14
5
6
7
8
9
0
1
2
3
4
Odd
Parity
0
0
OpCode Field
1
1
0
Condition Code Field
相關(guān)PDF資料
PDF描述
BU-62843 MIL-STD-1553 Components |PCI-Enhanced Mini-ACE?
BU-62864 MIL-STD-1553 Components |PCI-Enhanced Mini-ACE?
BU-6486NEW MIL-STD-1553 Components |Mini-ACE? Mark3
BU-6586NEW MIL-STD-1553 Components |PCI Mini-ACE? Mark3
BU-69200 MIL-STD-1553 Components |ACE-Core
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BU-62843 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |PCI-Enhanced Mini-ACE?
BU-62864 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MIL-STD-1553 Components |PCI-Enhanced Mini-ACE?
BU-62-9 功能描述:測試電夾 INSULATOR FOR 60 SERIES WHITE RoHS:否 制造商:Pomona Electronics 類型:Minigrabber clip 顏色:Black
BU-62-BLU 制造商:Mueller Electric Company 功能描述:Cable Accessories Insulator Vinyl Blue
BU-62S-0 功能描述:INSULATOR FOR BU-60 SERIES BLK 制造商:mueller electric co 系列:BU 零件狀態(tài):有效 類型:測試夾,引線,探針 配件類型:絕緣體,黑色 配套使用產(chǎn)品/相關(guān)產(chǎn)品:鱷魚夾:BU-60,BU-60C,BU-60CS,BU-60PR2,BU-60S,BU-60TBO,BU-60U,BU-60X,BU-61 規(guī)格:- 標(biāo)準(zhǔn)包裝:1