參數(shù)資料
型號(hào)： BU-65743F8-100
廠商： DATA DEVICE CORP
元件分類： 微控制器/微處理器
英文描述： 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP80
封裝： 0.880 INCH, CERAMIC, QFP-80
文件頁(yè)數(shù)： 53/75頁(yè)
文件大?。?/td> 532K
代理商： BU-65743F8-100
57
Data Device Corporation
www.ddc-web.com
BU-65743/65843/65863/65864
D-06/04-0
Bus Command and Byte Enables. These signals are multiplexed on the same pins. During the address
phase of a bus operation, these pins identify the bus command, as shown in the table below. During the data
phase of a bus operation, these pins are used as Byte Enables, with C/BE[0]# enabling byte 0 (LSB) and
C/BE[3]# enabling byte 3 (MSB). The PCI Mini-ACE Mark3/Micro-ACE TE responds to the following PCI
commands
C/BE[3:0]#
Description (during address phase)
0
1
0
Memory Read
0
1
Memory Write
1
0
1
0
Configuration Read
1
0
1
Configuration Write
1
0
Memory Read Multiple
1
0
Memory Read Line
1
Memory Write and Invalidate
Note that the last three memory commands are aliased to the basic memory commands: Memory Read
and Memory Write.
C/BE[0]# (I)
66
TABLE 76. PCI BUS ADDRESS AND DATA SIGNALS (CONT)
SIGNAL NAME
DESCRIPTION
PIN
B12
BALL
3V
B12
BALL
5V
C/BE[1]# (I)
58
E17
E15
C/BE[2]# (I)
47
J17
H18
C/BE[3]# (I)
37
R8
J8
PAR (I/O)
57
F16
F15
Parity. This signal is even parity across the entire AD[31:0] field along with the C/BE[3:0]# field. The parity
is stable in the clock following the address phase and is sourced by the Bus Master. During the data phase
for write operations, the Bus Master sources this signal on the clock following IRDY# active. During the data
phase for read operations, this signal is sourced by the Target and is valid on the clock following TRDY#
active. The PAR signal therefore has the same timing as AD[31:0], delayed by one clock.
PCI_CLK (I)
26
T10
M9
Clock input. The rising edge of this signal is the reference upon which all other clock signals are based, with
the exception of RST# and INTA#. The maximum frequency accepted is 33 MHz and the minimum is 0 Hz.
TABLE 77. PCI CONTROL BUS SIGNALS
(NOTE THAT ALL SIGNALS LISTED, EXCEPT INTA#, ARE SAMPLED ON THE RISING EDGE OF PCI_CLK)
SIGNAL NAME
DESCRIPTION
PIN
BALL
3V
BALL
5V
FRAME#(I)
48
G17
G15
STOP#(O)
54
E16
Stop. The Stop signal is sourced by the selected target and conveys a request to the bus master to
stop the current transaction.
DEVSEL# (O)
53
F17
Device Select. This signal is sourced by an active target upon decoding that its address and bus commands
are valid. For bus masters, it indicates whether any device has decoded the current bus cycle.
Frame. This signal is driven by the current bus master and identifies both the beginning and duration of a
bus operation. When FRAME# is first asserted, it indicates that a bus transaction is beginning and that valid
addresses and a corresponding bus command are present on the AD[31:0] and C/BE[3:0] lines, qualified by
PCI _CLK. When FRAME# is deasserted the transaction is in the final data phase or has been completed.
IRDY#(I)
49
H17
G16
Initiator Ready. This signal is sourced by the bus master and indicates that the bus master is able to com-
plete the current data phase of a bus transaction. For write operations, it indicates that valid data is on the
AD[31:0] pins. Wait states occur until both TRDY# and IRDY# are asserted together.
TRDY#(O)
52
G18
F18
Target Ready. This signal is sourced by the selected target and indicates that the target is able to complete
the current data phase of a bus transaction. For read operations, it indicates that the target is providing valid
data on the AD[31:0] pins. Wait states occur until both TRDY# and IRDY# are asserted together.
IDSEL#(I)
38
N18
K16
Initialization Device Select. This pin is used as a chip select during configuration read or write operations.
PERR# (O)
55
F18
E18
Parity Error. This pin is used for reporting parity errors during the data portion of the bus transaction for all
cycles except a Special Cycle. It is sourced by the agent receiving data and driven active two clocks fol-
lowing the detection of an error. This signal is driven inactive (high) two clocks prior to returning to the tri-
state condition.
SERR# (O)
56
F15
E17
System Error. This pin is used for reporting address parity errors, data parity errors on Special Cycle com-
mands, or any other condition having a catastrophic system impact.
INTA# (O)
24
J16
L17
Interrupt A. This pin is a level sensitive, active low interrupt to the host
相關(guān)PDF資料
PDF描述
BN83C51FA-1 8-BIT, MROM, 16 MHz, MICROCONTROLLER, PQCC44
BU-61559D1-530 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
BU-61559D1-570Q 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
BU-61559D1-640K 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
BU-61559D2-550Q 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
BU6574FV 制造商:ROHM 制造商全稱:Rohm 功能描述:Silicon monolithic integrated circuit
BU6574FV-E2 功能描述:IC ANALOG FRONT END SSOP20 RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR)
BU6577FV 制造商:ROHM 制造商全稱:Rohm 功能描述:Silicon monolithic integrated circuit
BU6577FV-E2 制造商:ROHM Semiconductor 功能描述:ANALOG FRONT END - Tape and Reel
BU6581KV 制造商:未知廠家 制造商全稱:未知廠家 功能描述:コミュニケーションLSI
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*