
C508
Data Sheet
38
2000-08
Block Commutation PWM Mode
In block commutation mode the INT0-2 inputs are sampled once each processor cycle.
If the input signal combination at INT0-2 changes its state, the outputs CCx and COUTx
are set to their new state according to
Table 7
.
Table 7
Black Commutation Control Table
Mode
(BCM1,BCM0)
INT0 - INT2
Inputs
CC0 - CC2
Outputs
COUT0 - COUT2
Outputs
INT0
INT1
INT2
CC0
CC1
CC2
COUT0
COUT1
COUT2
Rotate left
1)
Rotate right
1)
1)
If one of these two combinations of INTx signals is detected in rotate left or rotate right mode, bit BCERR flag
is set. If enabled, a CCU emergency interrupt can be generated. When these states (error states) are reached,
immediately idle state is entered.
2)
Idle state is also entered when a “wrong follower” is detected (if bit BCON.7 = BCEM is set). When idle state
is entered, the BCERR flag is always set. Idle state can only be left when the BCERR flag is reset by software.
0
0
0
inactive
inactive
inactive
inactive
inactive
inactive
1
1
1
inactive
inactive
inactive
inactive
inactive
inactive
Rotate left,
60
° phase shift
(BCTSEL = 0,
default)
1
0
1
inactive
inactive
active
active
inactive
inactive
1
0
0
inactive
active
inactive
active
inactive
inactive
1
1
0
inactive
active
inactive
inactive
inactive
active
0
1
0
active
inactive
inactive
inactive
inactive
active
0
1
1
active
inactive
inactive
inactive
active
inactive
0
0
1
inactive
inactive
active
inactive
active
inactive
Rotate left,
0° phase shift
(BCTSEL = 1)
1
0
1
inactive
inactive
active
inactive
active
inactive
1
0
0
inactive
inactive
active
active
inactive
inactive
1
1
0
inactive
active
inactive
active
inactive
inactive
0
1
0
inactive
active
inactive
inactive
inactive
active
0
1
1
active
inactive
inactive
inactive
inactive
active
0
0
1
active
inactive
inactive
inactive
active
inactive
Rotate right
1
1
0
active
inactive
inactive
inactive
active
inactive
1
0
0
active
inactive
inactive
inactive
inactive
active
1
0
1
inactive
active
inactive
inactive
inactive
active
0
0
1
inactive
active
inactive
active
inactive
inactive
0
1
1
inactive
inactive
active
active
inactive
inactive
0
1
0
inactive
inactive
active
inactive
active
inactive
Slow down
Idle
2)
X
X
X
inactive
inactive
inactive
active
active
active
X
X
X
inactive
inactive
inactive
inactive
inactive
inactive