- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9140 > CD74HC4046AEE4 (Texas Instruments)IC PLL W/VCO 16-DIP PDF資料下載
參數(shù)資料
| 型號： | CD74HC4046AEE4 |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 29/34頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL W/VCO 16-DIP |
| 標準包裝： | 25 |
| 系列： | 74HC |
| 類型： | 鎖相環(huán)路（PLL） |
| PLL： | 是 |
| 輸入： | CMOS |
| 輸出： | CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:4 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 38MHz |
| 除法器/乘法器： | 無/無 |
| 電源電壓： | 2 V ~ 6 V |
| 工作溫度： | -55°C ~ 125°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 16-DIP（0.300"，7.62mm） |
| 供應商設備封裝： | 16-PDIP |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當前第29頁第30頁第31頁第32頁第33頁第34頁
4
The frequency capture range (2fC) is dened as the
frequency range of input signals on which the PLL will lock if
it was initially out-of-lock. The frequency lock range (2fL)is
dened as the frequency range of input signals on which the
loop will stay locked if it was initially in lock. The capture
range is smaller or equal to the lock range.
With PC1, the capture range depends on the low-pass lter
characteristics and can be made as large as the lock range.
This conguration retains lock behavior even with very noisy
input signals. Typical of this type of phase comparator is that
it can lock to input frequencies close to the harmonics of the
VCO center frequency.
Phase Comparator 2 (PC2)
This is a positive edge-triggered phase and frequency
detector. When the PLL is using this comparator, the loop
is controlled by positive signal transitions and the duty
factors of SIGIN and COMPIN are not important. PC2
comprises two D-type ip-ops, control-gating and a three-
state output stage. The circuit functions as an up-down
counter (Figure 1) where SIGIN causes an up-count and
COMPIN a down-count. The transfer function of PC2,
assuming ripple (fr = fi) is suppressed, is:
VDEMOUT =(VCC/4π)(φSIGIN - φCOMPIN) where
VDEMOUT is the demodulator output at pin 10;
VDEMOUT =VPC2OUT (via low-pass lter).
The average output voltage from PC2, fed to the VCO via the
low-pass lter and seen at the demodulator output at pin 10
(VDEMOUT), is the resultant of the phase differences of
SIGIN and COMPIN as shown in Figure 4. Typical waveforms
for the PC2 loop locked at fo are shown in Figure 5.
When the frequencies of SIGIN and COMPIN are equal but
the phase of SIGIN leads that of COMPIN, the p-type output
driver at PC2OUT is held “ON” for a time corresponding to
the phase difference (
φDEMOUT). When the phase of SIGIN
lags that of COMPIN, the n-type driver is held “ON”.
When the frequency of SIGIN is higher than that of
COMPIN, the p-type output driver is held “ON” for most of
the input signal cycle time, and for the remainder of the
cycle both n- and p-type drivers are “OFF” (three-state). If
the SIGIN frequency is lower than the COMPIN frequency,
then it is the n-type driver that is held “ON” for most of the
cycle. Subsequently, the voltage at the capacitor (C2) of
the low-pass lter connected to PC2OUT varies until the
signal and comparator inputs are equal in both phase and
FIGURE 2. PHASE COMPARATOR 1: AVERAGE OUTPUT
VOLTAGE vs INPUT PHASE DIFFERENCE:
VDEMOUT = VPC1OUT = (VCC/π) (φSIGIN -
φCOMPIN); φDEMOUT =(φSIGIN - φCOMPIN)
VCC
VDEMOUT (AV)
1/2 VCC
0
0o
90o
φ
DEMOUT
180o
FIGURE 3. TYPICAL WAVEFORMS FOR PLL USING PHASE
COMPARATOR 1, LOOP LOCKED AT fo
SIGIN
COMPIN
VCOOUT
PC1OUT
VCOIN
VCC
GND
FIGURE 4. PHASE COMPARATOR 2: AVERAGE OUTPUT
VOLTAGE vs INPUT PHASE DIFFERENCE:
VDEMOUT = VPC2OUT
= (VCC/4π) (φSIGIN - φCOMPIN);
φDEMOUT =(φSIGIN - φCOMPIN)
VCC
VDEMOUT (AV)
1/2 VCC
0
-360o
0o
φ
DEMOUT
360o
FIGURE 5. TYPICAL WAVEFORMS FOR PLL USING PHASE
COMPARATOR 2, LOOP LOCKED AT fo
SIGIN
COMPIN
VCOOUT
PC2OUT
VCOIN
VCC
GND
PCPOUT
HIGH IMPEDANCE OFF - STATE
CD54HC4046A, CD74HC4046A, CD54HCT4046A, CD74HCT4046A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V375A12T600BL2 | CONVERTER MOD DC/DC 12V 600W |
| V375A12T600BL | CONVERTER MOD DC/DC 12V 600W |
| CD74HC4046AMTG4 | IC PLL W/VCO 16-SOIC |
| V375A12T600B3 | CONVERTER MOD DC/DC 12V 600W |
| CD74HCT4046AME4 | IC PLL W/VCO HS 16-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CD74HC4046AEG4 | 功能描述:IC PLL W/VCO 16-DIP 制造商:texas instruments 系列:74HC 包裝:管件 零件狀態(tài):在售 類型:鎖相環(huán)路（PLL） PLL:是 輸入:CMOS 輸出:CMOS 電路數(shù):1 比率 - 輸入:輸出:1：4 差分 - 輸入:輸出:無/無 頻率 - 最大值:38MHz 分頻器/倍頻器:無/無 電壓 - 電源:2 V ~ 6 V 工作溫度:-55°C ~ 125°C 安裝類型:通孔 封裝/外殼:16-DIP（0.300"，7.62mm） 供應商器件封裝:16-PDIP 基本零件編號:74HC4046 標準包裝:25 |
| CD74HC4046AM | 功能描述:鎖相環(huán) - PLL PLL w/ VCO RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| CD74HC4046AM | 制造商:Texas Instruments 功能描述:74HC CMOS SMD 74HC4046 SOIC16 |
| CD74HC4046AM | 制造商:Texas Instruments 功能描述:16 LEAD SOIC(150MIL) :ROHS COMPLIANT |
| CD74HC4046AM96 | 功能描述:鎖相環(huán) - PLL PLL w/ VCO RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。