參數(shù)資料
型號: CLRC63201T
廠商: NXP Semiconductors N.V.
元件分類: 通信及網(wǎng)絡
英文描述: Multiple protocol contactless reader IC (MIFARE-I-CODE1)
封裝: CLRC63201T/0FE<SOT287-1 (SO32)|<<http://www.nxp.com/packages/SOT287-1.html<1<week 5, 2005,;
文件頁數(shù): 109/126頁
文件大?。?/td> 719K
代理商: CLRC63201T
CLRC632_35
NXP B.V. 2009. All rights reserved.
Product data sheet
PUBLIC
Rev. 3.5 — 10 November 2009
073935
83 of 126
NXP Semiconductors
CLRC632
Multiple protocol contactless reader IC (MIFARE/I-CODE1)
If an EOF pattern is detected or the signal strength falls below the RxThreshold register
MinLevel[3:0] bits setting, both the receiver and the decoder stop. Then the Idle command
is entered and an appropriate response for the microprocessor is generated (interrupt
request activated, status ags set).
When the ChannelRedundancy register bit RxCRCEn is set, a CRC block is expected.
The CRC block can be one byte or two bytes depending on the ChannelRedundancy
register CRC8 bit setting.
Remark: If the CRC block received is correct, it is not sent to the FIFO buffer. This is
realized by shifting the incoming data bytes through an internal buffer of either one or two
bytes (depending on the dened CRC). The CRC block remains in this internal buffer.
Consequently, all data bytes in the FIFO buffer are delayed by one or two bytes. If the
CRC fails, all received bytes are sent to the FIFO buffer including the faulty CRC.
If ParityEn is set in the ChannelRedundancy register, a parity bit is expected after each
byte. If ParityOdd = logic 1, the expected parity is odd, otherwise even parity is expected.
11.2.2.3
Collision detection
If more than one card is within the RF eld during the card selection phase, they both
respond simultaneously. The CLRC632 supports the algorithm dened in
ISO/IEC 14443 A to resolve card serial number data collisions by performing the
anti-collision procedure. The basis for this procedure is the ability to detect bit-collisions.
Bit-collision detection is supported by the Manchester coding bit encoding scheme used in
the CLRC632. If in the rst and second half-bit of a subcarrier, modulation is detected,
instead of forwarding a 1-bit or 0-bit, a bit-collision is indicated. The CLRC632 uses the
RxThreshold register CollLevel[3:0] bits setting to distinguish between a 1-bit or 0-bit and
a bit-collision. If the amplitude of the half-bit with smaller amplitude is larger than that
dened by the CollLevel[3:0] bits, the CLRC632 ags a bit-collision using the error ag
CollErr. If a bit-collision is detected in a parity bit, the ParityErr ag is set.
On a detected collision, the receiver continues receiving the incoming data stream. In the
case of a bit-collision, the decoder sends logic 1 at the collision position.
Remark: As an exception, if bit ZeroAfterColl is set, all bits received after the rst
bit-collision are forced to zero, regardless whether a bit-collision or an unequivocal state
has been detected. This feature makes it easier for the control software to perform the
anti-collision procedure as dened in ISO/IEC 14443 A.
When the rst bit collision in a frame is detected, the bit-collision position is stored in the
CollPos register.
Table 139 shows the collision positions.
相關PDF資料
PDF描述
CPC7220W
CPC7695BATR
CPC7695BBTR
CPC7695BCTR
CQY36N LED IrLED 950nm 2-Pin T-3/4 Bulk
相關代理商/技術參數(shù)
參數(shù)描述
CLRC63201T/0FE 制造商:NXP Semiconductors 功能描述:
CLRC63201T/0FE,112 功能描述:RFID應答器 I.CODE HS READER RoHS:否 制造商:Murata 存儲容量:512 bit 工作溫度范圍:- 40 C to + 85 C 安裝風格:SMD/SMT 封裝 / 箱體: 封裝:Reel
CLRC63201T/0FE,118 制造商:NXP Semiconductors 功能描述:Interface Misc
CLRC63201T/0FE112 制造商:NXP Semiconductors 功能描述:CNTCLESS RC 5V ISO14443 + ISO15693
CLRC663 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Contactless reader IC