- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11590 > CP2201-GM (Silicon Laboratories Inc)IC ETH CTRLR SNGL-CHIP 28QFN PDF資料下載
參數(shù)資料
| 型號： | CP2201-GM |
| 廠商： | Silicon Laboratories Inc |
| 文件頁數(shù)： | 19/108頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ETH CTRLR SNGL-CHIP 28QFN |
| 標(biāo)準(zhǔn)包裝： | 73 |
| 控制器類型： | 以太網(wǎng)控制器，MAC/10Base-T |
| 接口： | 并行/串行 |
| 電源電壓： | 3.1 V ~ 3.6 V |
| 電流 - 電源： | 75mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 28-QFN（5x5） |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 627 (CN2011-ZH PDF) |
| 配用： | 336-1326-ND - KIT REF DESIGN PWR OVER ETHERNET 336-1316-ND - KIT EVAL FOR CP2201 ETH CTRLR |
| 其它名稱： | 336-1313 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁
CP2200/1
18
Rev. 1.0
6. Functional Description
6.1. Overview
In most systems, the CP2200/1 is used for transmitting and receiving Ethernet packets, non-volatile data storage,
and controlling Link and Activity LEDs. The device is controlled using direct and indirect internal registers
accessible through the parallel host interface. All digital pins on the device are 5 V tolerant.
6.2. Reset Initialization
After every CP2200/1 reset, the following initialization procedure is recommended to ensure proper device
operation:
Step 1: Wait for the reset pin to rise. This step takes the longest during a power-on reset.
Step 2: Wait for Oscillator Initialization to complete. The host processor will receive notification through the
interrupt request signal once the oscillator has stabilized.
Step 3: Wait for Self Initialization to complete. The INT0 interrupt status register on page 31 should be
checked to determine when Self Initialization completes.
Step 4: Disable interrupts (using INT0EN and INT1EN on page 33 and page 36) for events that will not be
monitored or handled by the host processor. By default, all interrupts are enabled after every reset.
Step 5: Initialize the physical layer. See “15.7. Initializing the Physical Layer” on page 90 for a detailed
physical layer initialization procedure.
Step 6: Enable the desired Activity, Link, or Activity/Link LEDs using the IOPWR register on page 45.
Step 7: Initialize the media access controller (MAC). See “14.1. Initializing the MAC” on page 78 for a
detailed MAC initialization procedure.
Step 8: Configure the receive filter. See “12.4. Initializing the Receive Buffer, Filter and Hash Table” on
page 59 for a detailed initialization procedure.
Step 9: The CP2200/1 is ready to transmit and receive packets.
6.3. Interrupt Request Signal
The CP2200/1 has an interrupt request signal (INT) that can be used to notify the host processor of pending
interrupts. The INT signal is asserted upon detection of any enabled interrupt event. Host processors that cannot
dedicate a port pin to the INT signal can periodically poll the interrupt status registers to see if any interrupt
generating events have occurred. If the /INT signal is not used, pending interrupts such a Receive FIFO Full must
still be serviced.
The 14 interrupt sources are listed below. Interrupts are enabled on reset and can be disabled by software.
Pending interrupts can be cleared (allowing the INT signal to de-assert) by reading the self-clearing interrupt
registers. See “8. Interrupt Sources” on page 30 for a complete description of the CP2200/1 interrupts.
End of Packet Reached
Packet Received
Receive FIFO Empty
“Wake-on-LAN” Wakeup Event
Receive FIFO Full
Link Status Changed
Oscillator Initialization Complete
Jabber Detected
Self Initialization Complete
Auto-Negotiation Failed
Flash Write/Erase Complete
Remote Fault Notification
Packet Transmitted
Auto-Negotiation Complete
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PIC12C509A-04I/MF | IC MCU OTP 1KX12 8DFN |
| VNC2-64L1B-REEL | IC USB HOST/DEVICE CTRL 64-LQFP |
| PIC12CE518T-04/SN | IC MCU OTP 512X12 W/EE 8SOIC |
| GRM219R71E563KA01D | CAP CER 0.056UF 25V 10% X7R 0805 |
| PIC16LF723T-I/SO | IC PIC MCU FLASH 7KB 28-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CP2201-GMR | 功能描述:以太網(wǎng) IC Ethernet Controller RoHS:否 制造商:Micrel 產(chǎn)品:Ethernet Switches 收發(fā)器數(shù)量:2 數(shù)據(jù)速率:10 Mb/s, 100 Mb/s 電源電壓-最大:1.25 V, 3.45 V 電源電壓-最小:1.15 V, 3.15 V 最大工作溫度:+ 85 C 封裝 / 箱體:QFN-64 封裝:Tray |
| CP-220-K | 制造商:PREMO 制造商全稱:PREMO CORPORATION S.L 功能描述:Coils and Chokes for general use |
| CP221 | 制造商:CENTRAL 制造商全稱:Central Semiconductor Corp 功能描述:Small Signal Transistor |
| CP-221 1 1/2"BL 100' | 功能描述:HEATSHRNK CP221 1-1/2" X 100'BLK 制造商:3m 系列:CP-221 零件狀態(tài):過期 類型:套管，彈性 收縮率:2 至 1 長度:100'（30.48m） 內(nèi)徑（出廠）:1.500"（38.1mm） 內(nèi)徑 - 恢復(fù)后:0.752"（19.1mm） 恢復(fù)后的壁厚:0.040"（1.02mm） 材料:聚烯烴（PO） 特性:自熄滅 顏色:黑 工作溫度:-55°C ~ 135°C 收縮溫度:121°C 標(biāo)準(zhǔn)包裝:1 |
| CP-221 1 1/2"BL 100' | 制造商:3M Electronic Products Division 功能描述:HEATSHRNK CP221 1-1/2" X 100'BLK 制造商:3M Electronic Products Division 功能描述:HEATSHRNK CP221 1-1/2" X 25' BLK |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。