- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374166 > CS5106 (ZF Electronics Corporation) Multi-Feature, Synchronous plus Auxiliary PWM Controller PDF資料下載
參數(shù)資料
| 型號： | CS5106 |
| 廠商： | ZF Electronics Corporation |
| 英文描述： | Multi-Feature, Synchronous plus Auxiliary PWM Controller |
| 中文描述： | 多特征，加上輔助同步PWM控制器 |
| 文件頁數(shù)： | 10/12頁 |
| 文件大?。?/td> | 195K |
| 代理商： | CS5106 |
FADJ and DLYSET Leads
Amplifier A2 and transistor N3 create a current source fol-
lower whose output is FADJ. An external resistor from
FADJ to ground completes the loop. The voltage across the
resistor is set by a buffered, trimmed, precision reference.
In this fashion, an accurate current is created which is used
to charge and discharge an internal capacitor thereby creat-
ing an oscillator with a tight frequency tolerance. For FADJ
resistor value selection, see Figure 3. Transistor N2 is in
parallel with N3 and is used to created an independent cur-
rent across the resistor from DLYSET to ground. This cur-
rent is used to program the GATE non-overlap delay
blocks in the main PWM drivers. For DLYSET resistor
value selection, see Figure 4.
Figure 3: SYNC
OUT
Frequency vs. FADJ Resistors
Figure 4: GATE Non-Overlap Time vs. DLYSET Resistance
Oscillator
The oscillator generates two clock signals which are 180
degrees out of phase with respect to time. One clock signal
feeds the main driver and the other feeds the auxiliary
driver. Because the drivers are never turned on at the same
time, ground noise and supply noise is minimized. The
clock signals are actually 100ns pulse spikes. These spikes
create a narrow driver turn-on window. This narrow win-
dow prevents the driver from spurious turn on in the mid-
dle of a clock cycle. The oscillator can be synchronized by
an external clock (slave) or drive the clocks of other con-
trollers (master). See Figure 5 for the relationship between
SYNC, CLK, and GATE waveforms.
Figure 5: SYNC, GATE and CLOCK waveforms
.
SYNC
IN
and SYNC
OUT
Leads
Multiple supplies can be synchronized to one supply by
using the SYNC leads. The SYNC
IN
and SYNC
OUT
pulses
are always 180 degrees out of phase. The SYNC
IN
input is
always in phase with the clock signal for the main driver
and the SYNC
OUT
output is always in phase with the clock
signal for the auxiliary driver. If the IC is being used as a
slave, the incoming frequency must be within +10%, -20%
of the programmed frequency set by its own FADJ resistor.
If the frequency on the SYNC
IN
lead is outside the internal
frequency by +25%, -35%, the SYNC
IN
input will be
ignored. If the SYNC signal stops while the power supplies
are in synchronized operation, the synchronized supplies
will stop and restart free running. If the SYNC
IN
signal
drifts out of frequency specification while the power sup-
plies are in synchronized operation, the synchronized sup-
plies will begin to free run without restarting.
Slope Compensation
DC-DC converters with current mode control require slope
compensation to avoid instability at duty cycles greater
than 50%. A slope is added to the current sense waveform
(or subtracted from the voltage waveform) that is equal to
a percentage (75% typical) of the down slope of the induc-
tor current. In the application diagram shown, the boot-
strap (flyback) transformer inductance can be chosen so
that the duty cycle never exceeds 50% and therefore does
not require slope compensation. The buck indicator in the
forward converter would typically be chosen to work in
continuous conduction mode with a maximum duty cycle
of 50-60% and would require slope compensation. Slope
compensation is accomplished as follows: R9 and C9 form
a ramp waveform rising each time GATE 2 turns on. C9 is
discharged through D3 to the same level each cycle regard-
less of duty cycle. R10 and R11 are chosen to control the
amount of slope compensation. C10 provides filtering for
noise and turn-on spikes. To calculate the required slope
compensation, calculate the buck indicator down current
and the corresponding voltage slope at the current sense
resistor - R12.
The buck inductor down slope is:
Inductor_Slope =
)
A
μs
(
V
OUT
+ V
Q5
L1(μH)
SYNC
OUT
CLK1
GATE1
CLK2
GATE2
GATE2B
SYNC
IN
T
Resistance (k
W
)
80
70
60
50
40
30
20
10
0
0
10
5
15
20
25
30
35
40
45
50
1100
900
800
600
500
400
300
200
100
00
10
20
30
40
50
80
70
700
1000
F
Resistance k
W
60
Theory of Application: continued
C
10
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS5106LSW24 | Multi-Feature, Synchronous plus Auxiliary PWM Controller |
| CS5106LSWR24 | Multi-Feature, Synchronous plus Auxiliary PWM Controller |
| CS5111 | 1.4A Switching Regulator with 5V, 100mA Linear Regulator with Watchdog, RESET and ENABLE |
| CS5111YDWF24 | 1.4A Switching Regulator with 5V, 100mA Linear Regulator with Watchdog, RESET and ENABLE |
| CS5111YDWFR24 | 1.4A Switching Regulator with 5V, 100mA Linear Regulator with Watchdog, RESET and ENABLE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS-5106 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multi-Feature Synchronous PLUs Auxiliary PWM Controller |
| CS5106/D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Multi-Feature， Synchronous plus Auxiliary PWM Controller |
| CS5106LSW24 | 制造商:CHERRY 制造商全稱:CHERRY 功能描述:Multi-Feature, Synchronous plus Auxiliary PWM Controller |
| CS5106LSWR24 | 功能描述:IC REG CTRLR FLYBK ISO CM 24SSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:4,000 系列:- PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1.5MHz 占空比:66.7% 電源電壓:4.75 V ~ 5.25 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 85°C 封裝/外殼:40-VFQFN 裸露焊盤 包裝:帶卷 (TR) |
| CS-5106SW24 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Current-Mode SMPS Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。