- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄374166 > CS5106LSW24 (ZF Electronics Corporation) Multi-Feature, Synchronous plus Auxiliary PWM Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | CS5106LSW24 |
| 廠商： | ZF Electronics Corporation |
| 英文描述： | Multi-Feature, Synchronous plus Auxiliary PWM Controller |
| 中文描述： | 多特征，加上輔助同步PWM控制器 |
| 文件頁(yè)數(shù)： | 11/12頁(yè) |
| 文件大?。?/td> | 195K |
| 代理商： | CS5106LSW24 |
C
11
The equivalent down slope at the current sense resistor for
this application circuit is:
Slope @ R12 = Inductor_Slope
′
′
′
R12
After choosing R9 and C9 to generate a ramp with a time
constant of about 5 times the oscillator period, R10 and R11
can be chosen for the voltage at RAMP2 to be 1.75 of the
voltage across R12.
Synchronous Rectification
Synchronous rectification was chosen to reduce losses in
the forward converter. Improvements in efficiency will be
most significant in low voltage, medium and high current
converters where improvement in conduction loss offsets
any added losses for gate drive.
In the application circuit Q4 is turned on and off by the for-
ward transformer. Q5 is turned on and off through pulse
transformer T4 and the gate driver formed by Q6 and Q7.
Because Q4 and Q5 are driven through different types of
components, differences in propagation delay must be con-
sidered. The DLYSET resistor should be chosen to avoid
shoot-through or excessive off time.
Gate Drive Capability
All GATE drive outputs have nominal peak currents of
0.5A
. See Figures 6 and 7 for typical rise and fall times.
Figure 6: Typical GATE2, 2B switching times.
Figure 7: Typical GATE1 switching times.
Design Considerations
The circuit board should utilize high frequency layout
techniques to avoid pulse width jitter and false triggering
of high impedance inputs. Ground plane(s) should be
employed. Signal grounds and power grounds should be
run separately. Portions of the circuit with high slew rates
or current pulses should be segregated from sensitive
areas. Shields and decoupling capacitors should be used as
required.
Special care should be taken to prevent coupling between
the SYNC leads and the surrounding leads. Depending on
the circuit board layout and component values, decoupling
capacitors or reduction in resistor values might be required
to reduce noise pick-up on the FADJ and DLYSET resistors.
Decoupling capacitors or active pull-up/down might be
required to prevent false triggering of the ENABLE and
PROGRAM leads.
T
Load Capacitance (pF)
60
50
40
30
20
10
0
50
Rise Time
Fall Time
70
1500
500
1000
2000
200
T
Load Capacitance (pF)
70
60
50
40
30
20
10
0
Rise Time
Fall Time
50
100
500
1000
2000
200
)
V
μs
(
NP
T3
NS
T3
NS
T2
NP
T2
Theory of Application: continued
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS5106LSWR24 | Multi-Feature, Synchronous plus Auxiliary PWM Controller |
| CS5111 | 1.4A Switching Regulator with 5V, 100mA Linear Regulator with Watchdog, RESET and ENABLE |
| CS5111YDWF24 | 1.4A Switching Regulator with 5V, 100mA Linear Regulator with Watchdog, RESET and ENABLE |
| CS5111YDWFR24 | 1.4A Switching Regulator with 5V, 100mA Linear Regulator with Watchdog, RESET and ENABLE |
| CS5112 | 1.4A Switching Regulator with 5V, 100mA Linear Regulator with Watchdog, RESET and ENABLE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS5106LSWR24 | 功能描述:IC REG CTRLR FLYBK ISO CM 24SSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:4,000 系列:- PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1.5MHz 占空比:66.7% 電源電壓:4.75 V ~ 5.25 V 降壓:是 升壓:無(wú) 回掃:無(wú) 反相:無(wú) 倍增器:無(wú) 除法器:無(wú) Cuk:無(wú) 隔離:無(wú) 工作溫度:-40°C ~ 85°C 封裝/外殼:40-VFQFN 裸露焊盤(pán) 包裝:帶卷 (TR) |
| CS-5106SW24 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Current-Mode SMPS Controller |
| CS-5106SWR24 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Current-Mode SMPS Controller |
| CS5107AF | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS-510A-2DW18 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2-Channel Disk Read/Write Circuit |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。