- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295335 > CS5332GDW28 (ON SEMICONDUCTOR) 1.5 A SWITCHING CONTROLLER, 1000 kHz SWITCHING FREQ-MAX, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | CS5332GDW28 |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 穩(wěn)壓器 |
| 英文描述： | 1.5 A SWITCHING CONTROLLER, 1000 kHz SWITCHING FREQ-MAX, PDSO28 |
| 封裝： | SOP-28 |
| 文件頁數(shù)： | 3/20頁 |
| 文件大?。?/td> | 400K |
| 代理商： | CS5332GDW28 |
CS5332
http://onsemi.com
11
APPLICATIONS INFORMATION
FIXED FREQUENCY MULTIPHASE CONTROL
In a multiphase converter, multiple converters are
connected in parallel and are switched on at different times.
This reduces output current from the individual converters
and increases the apparent ripple frequency. Because several
converters are connected in parallel, output current can ramp
up or down faster than a single converter (with the same
value output inductor) and heat is spread among multiple
components.
The CS5332 uses a twophase, fixed frequency,
Enhanced V2 architecture. Each phase is delayed 180° from
the previous phase. Normally GATE(H) transitions high at
the beginning of each oscillator cycle. Inductor current
ramps up until the combination of the current sense signal
and the output ripple trip the PWM comparator and bring
GATE(H) low. Once GATE(H) goes low, it will remain low
until the beginning of the next oscillator cycle. While
GATE(H) is high, the Enhanced V2 loop will respond to line
and load transients. Once GATE(H) is low, the loop will not
respond again until the beginning of the next cycle.
Therefore, constant frequency Enhanced V2 will typically
respond within the offtime of the converter.
The Enhanced V2 architecture measures and adjusts
current in each phase. An additional input (CX) for inductor
current information has been added to the V2 loop for each
phase as shown in Figure 9.
Figure 9. Enhanced V2 Current Sense Scheme
CSREF
VOUT
SWNODE
CSX
VFB
L
RL
RS
COMP
DACOUT
+
E.A.
+
OFFSET
CSA
PWM-
COMP
The inductor current is measured across RS, amplified by
CSA and summed with the OFFSET and Output Voltage at
the noninverting input of the PWM comparator. The
inductor current provides the PWM ramp and as inductor
current increases the voltage on the positive pin of the PWM
comparator rises and terminates the PWM cycle. If the
inductor starts the cycle with a higher current, the PWM
cycle will terminate earlier providing negative feedback.
The CS5332 provides a CX input for each phase, but the
CSREF, VFB and COMP inputs are common to all phases.
Current sharing is accomplished by referencing all phases to
the same VFB and COMP pins, so that a phase with a larger
current signal will turn off earlier than phases with a smaller
current signal.
Including both current and voltage information in the
feedback signal allows the open loop output impedance of
the power stage to be controlled. If the COMP pin is held
steady and the inductor current changes, there must also be
a change in the output voltage. Or, in a closed loop
configuration when the output current changes, the COMP
pin must move to keep the same output voltage. The required
change in the output voltage or COMP pin depends on the
scaling of the current feedback signal and is calculated as
DV + RS
CSA Gain
DI
The singlephase power stage output impedance is;
Single Stage Impedance + DV DI + RS
CSA Gain.
The multiphase power stage output impedance is the
singlephase output impedance divided by the number of
phases. The output impedance of the power stage determines
how the converter will respond during the first few μs of a
transient before the feedback loop has repositioned the
COMP pin.
The peak output current of each phase can also be
calculated from;
Ipkout (per phase) +
VCOMP * VFB * VOFFSET
RS
CSA Gain
Figure 10 shows the step response of a single phase with
the COMP pin at a fixed level. Before T1 the converter is in
normal steady state operation. The inductor current provides
the PWM ramp through the Current Sense Amplifier. The
PWM cycle ends when the sum of the current signal, voltage
signal and OFFSET exceed the level of the COMP pin. At
T1 the output current increases and the output voltage sags.
The next PWM cycle begins and the cycle continues longer
than previously while the current signal increases enough to
make up for the lower voltage at the VFB pin and the cycle
ends at T2. After T2 the output voltage remains lower than
at light load and the current signal level is raised so that the
sum of the current and voltage signal is the same as with the
original load. In a closed loop system the COMP pin would
move higher to restore the output voltage to the original level.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS600/L2 | 1 CHANNEL LOGIC OUTPUT OPTOCOUPLER |
| CSBLA384KECE-B0 | CERAMIC RESONATOR, 0.384 MHz |
| CSC5026-0102F | 16 CONTACT(S), COMBINATION LINE CONNECTOR, SOCKET |
| CSD10030 | ZERO RECOVERY RECTIFIER |
| CSD10030A | ZERO RECOVERY RECTIFIER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS5332GDWR28 | 功能描述:IC REG CTRLR BUCK PWM 28-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標(biāo)準(zhǔn)包裝:4,000 系列:- PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1.5MHz 占空比:66.7% 電源電壓:4.75 V ~ 5.25 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 85°C 封裝/外殼:40-VFQFN 裸露焊盤 包裝:帶卷 (TR) |
| CS5333 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:24-Bit, 96 kHz Stereo A/D Converter |
| CS5333-BZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS5333-KZ | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:24-Bit, 96 kHz Stereo A/D Converter |
| CS5333-KZR | 制造商:Cirrus Logic 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。