參數(shù)資料
型號(hào)： CS5376A-IQZ
廠商： Cirrus Logic Inc
文件頁(yè)數(shù)： 10/49頁(yè)
文件大小： 0K
描述： IC FILTER DGTL MULTI-CH 64-TQFP
標(biāo)準(zhǔn)包裝： 160
濾波器類型： 數(shù)字
濾波器數(shù)： 4
濾波器階數(shù)： 2nd
電源電壓： 3 V ~ 5 V
安裝類型： 表面貼裝
封裝/外殼： 64-LQFP
供應(yīng)商設(shè)備封裝： 64-TQFP（10x10）
包裝： 管件
配用： 598-1778-ND - EVALUATION BOARD FOR CS5376
2008 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FUSB2805 Rev. 1.0.3
18
F
USB2
8
0
5
—
USB2
.0
High
-S
pee
d
OTG
Tra
nsc
e
iv
e
rw
ith
UL
P
I
Inter
fac
e
Link Decision Times
The amount of clock cycles allocated to the link to respond to a received packet and correctly receive back-to-back
packets is given in Table 7.
Table 7.
Link Decision Times
Parameter Name
HS PHY
Delay
FS PHY
Delay
LS PHY
Delay
Definition
Transmit-Transmit
(Host Only)
15 to 24
7 to 18
77 to 247
Number of clocks a host link must wait before driving the
TXCMD for the second packet.
In HS, the link starts counting from the assertion of STP for
the first packet.
In FS, the link starts counting from the RXCMD indicating
LINESTATE has transitioned from SE0-to-J for the first
packet. The timings given ensure inter-packet delays of 2.0
to 6.5 bit times.
Receive-Transmit
(Host or Peripheral)
1 to 14
7 to 18
16 to 18
Number of clocks the link must wait before driving the
TXCMD for the transmit packet.
In HS, the link starts counting from the end of the receive
packet (de-assertion of DIR or an RXCMD indicating
RxActive is LOW).
In FS/LS, the link starts counting from the RXCMD
indicating LINESTATE has transitioned from SE0-to-J for
the receive packet. The timings given ensure inter-packet
delays of 2.0 to 6.5 bit times.
Receive-Receive
(Peripheral Only)
1
Minimum number of clocks between consecutive receive
packets. The link must be capable of receiving both
packets.
Transmit-Receive
(Host or Peripheral)
92
80
718
Host or peripheral transmits a packet, then times out after
this number of clock cycles if a response is not received.
Any subsequent transmission can occur after this time.
CLOCK
D0-D7
STP
DIR
NXT
D0
TXCMD
DN-1
DATA
turn
around
D1
RX End Delay
( 3 to 8 clocks)
DN-4
DN-3
DN-2
DN
EOP
DP or
DM
IDLE
SYNC
Link Decision Time (1 to 14 clocks)
TX Start Delay
(1 to 2 clocks)
USB Inter Packet Delay (8 to 192 HS bit times)
Figure 11.
HS Receive to Transmit Packet Timing, Example 1
相關(guān)PDF資料
PDF描述
CS61577-IL1Z IC LINE INTERFACE T1/E1 28PLCC
CS61584A-IQ3Z IC LINE INTERFACE T1/E1 64LQFP
CS61884-IRZ IC LN INTERF T1/E1/J1 160-LFBGA
CS8130-CS IC IR TRANSCEIVER 2-5V 20-SSOP
CS8190EDWF20G IC TACH/SPEEDO DRVR PREC 20SOICW
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS5376A-IQZR 功能描述:特殊用途放大器 LP Multi-Ch. Decimation Filter RoHS:否 制造商:Texas Instruments 通道數(shù)量:Single 共模抑制比（最小值）: 輸入補(bǔ)償電壓: 工作電源電壓:3 V to 5.5 V 電源電流:5 mA 最大功率耗散: 最大工作溫度:+ 70 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-20 封裝:Reel
CS5376-BQ 制造商:Rochester Electronics LLC 功能描述:- Bulk
CS5378 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power Single-channel Decimation Filter
CS5378_08 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power Single-channel Decimation Filter
CS5378-IS 功能描述:特殊用途放大器 IC LP Single-Ch Decimation Filter RoHS:否 制造商:Texas Instruments 通道數(shù)量:Single 共模抑制比（最小值）: 輸入補(bǔ)償電壓: 工作電源電壓:3 V to 5.5 V 電源電流:5 mA 最大功率耗散: 最大工作溫度:+ 70 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-20 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*