- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1909 > CS5376A-IQZ (Cirrus Logic Inc)IC FILTER DGTL MULTI-CH 64-TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | CS5376A-IQZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁(yè)數(shù)： | 9/49頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC FILTER DGTL MULTI-CH 64-TQFP |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 濾波器類型： | 數(shù)字 |
| 濾波器數(shù)： | 4 |
| 濾波器階數(shù)： | 2nd |
| 電源電壓： | 3 V ~ 5 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-TQFP（10x10） |
| 包裝： | 管件 |
| 配用： | 598-1778-ND - EVALUATION BOARD FOR CS5376 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)
2008 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FUSB2805 Rev. 1.0.3
17
F
USB2
8
0
5
—
USB2
.0
High
-S
pee
d
OTG
Tra
nsc
e
iv
e
rw
ith
UL
P
I
Inter
fac
e
USB Packet Timing
The USB2.0 specification defines the inter-packet
timing
and
the
UTMI/UTMI+
specifications
define
synchronization and processing delays. The ULPI Rev.
1.1 specification defines the inter-packet delays to
ensure compatibility with USB2.0 and supplemental
specifications.
Pipeline Delays
Table 6 describes the delays (in clock cycles) with
which to comply using ULPI. The USB bus events are
measured relative to D+ and D-. The ULPI timings are
relative to the clock edge on which the transition is
detected (i.e. the clock edge on which STP is detected).
Table 6.
Pipeline Delays
Parameter Name
HS PHY
Delay
FS PHY
Delay
LS PHY
Delay
Definition
RXCMD Delay(J/K)
4
Number of clocks after a change in the internal
USB bus state is detected to an RXCMD byte being
sent over the ULPI bus. Applies to all changes
except SE0.
RXCMD Delay(SE0)
4
4 to 6
16 to 18
Number of clocks between the USB bus state
indicating SE0 to an RXCMD byte being sent over
the ULPI bus. Delay is increased due to filtering.
TX Start Delay
1 to 2
6 to 10
74 to 75
Number of clocks between the FUSB2805 detecting
a TXCMD on the ULPI bus to transmitting the first K
of the SYNC pattern on the USB bus.
TX End Delay (packets)
2 to 5
NA
Number of clocks between the FUSB2805 detecting
STP on the ULPI bus to completing EOP
transmission on the USB bus.
HS EOP is completed when all eight consecutive
ones have finished transmitting on the USB bus.
FS/LS packets finish many clock cycles after STP
is asserted. The link must look for RXCMD bytes
indicating SE0-to-J transition to determine when the
transmission is completed on the USB bus.
TX End Delay (SOF)
6 to 9
NA
HS SOF packets have a long EOP. The link must
wait at least nine clocks or for an RXCMD,
indicating squelch (LINESTATE=00b), before
transmitting the next packet.
RX Start Delay
3 to 8
NA
Number of clocks after first K of SYNC pattern is
seen on the USB bus to the simultaneous assertion
of DIR and NXT or an RXCMD indicating RxActive.
Used for HS packets only.
For FS/LS packets, the link must look for RXCMD
bytes indicating J-to-K transition.
RX End Delay
3 to 8
17 to 18
122 to 123
Number of clocks after EOP occurs on the USB bus
to the FUSB2805 de-asserting DIR or indicating
RxActive LOW in an RXCMD byte.
HS EOP is completed when all eight consecutive
ones have finished transmitting on the USB bus.
FS/LS EOP occurs when SE0 starts on the USB
bus. For FS/LS, the link uses LINESTATE and not
RxEnd delay to time USB packets.
Note:
11. Please refer to ULPI Rev 1.1 specifications, section 3.8.2.6.2 for details on PHY pipeline delays.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CS61577-IL1Z | IC LINE INTERFACE T1/E1 28PLCC |
| CS61584A-IQ3Z | IC LINE INTERFACE T1/E1 64LQFP |
| CS61884-IRZ | IC LN INTERF T1/E1/J1 160-LFBGA |
| CS8130-CS | IC IR TRANSCEIVER 2-5V 20-SSOP |
| CS8190EDWF20G | IC TACH/SPEEDO DRVR PREC 20SOICW |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS5376A-IQZR | 功能描述:特殊用途放大器 LP Multi-Ch. Decimation Filter RoHS:否 制造商:Texas Instruments 通道數(shù)量:Single 共模抑制比（最小值）: 輸入補(bǔ)償電壓: 工作電源電壓:3 V to 5.5 V 電源電流:5 mA 最大功率耗散: 最大工作溫度:+ 70 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-20 封裝:Reel |
| CS5376-BQ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CS5378 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power Single-channel Decimation Filter |
| CS5378_08 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power Single-channel Decimation Filter |
| CS5378-IS | 功能描述:特殊用途放大器 IC LP Single-Ch Decimation Filter RoHS:否 制造商:Texas Instruments 通道數(shù)量:Single 共模抑制比（最小值）: 輸入補(bǔ)償電壓: 工作電源電壓:3 V to 5.5 V 電源電流:5 mA 最大功率耗散: 最大工作溫度:+ 70 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-20 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。