參數(shù)資料
型號: CS5376A-IQZ
廠商: Cirrus Logic Inc
文件頁數(shù): 7/49頁
文件大小: 0K
描述: IC FILTER DGTL MULTI-CH 64-TQFP
標(biāo)準(zhǔn)包裝: 160
濾波器類型: 數(shù)字
濾波器數(shù): 4
濾波器階數(shù): 2nd
電源電壓: 3 V ~ 5 V
安裝類型: 表面貼裝
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-TQFP(10x10)
包裝: 管件
配用: 598-1778-ND - EVALUATION BOARD FOR CS5376
2008 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FUSB2805 Rev. 1.0.3
15
F
USB2
8
0
5
USB2
.0
High
-S
pee
d
OTG
Tra
nsc
e
iv
e
rw
ith
UL
P
I
Inter
fac
e
VCC
V
IO
Chip_Select_N
Regulator Powerup
Internal PORB
CLKIN
Clock (output)
D[7:0]
NXT
Reset Command
Clock Start
Internal clock stable
Internal reset
RXCMD
Update
Powerup
Bus Idle
DIR
STP
TXCMD
DATA
t1 t2
t3
t4
t5
t6
t
PWRUP
t
startPLL
Figure 9. Power-up, Reset, and Bus Idle Sequence for ULPI Ready
Notes:
4.
With the CLKIN stable, the FUSB2805 drives a 60 MHz clock out from the CLOCK pin when DIR de-asserts.
This is shown as “CLOCK (output)” above.
5.
t1: VCC is applied to the FUSB2805.
6.
t3: Chip_Select_N transitions to active state (LOW). FUSB2805 internal regulator turns on and the ULPI pins
become active (may be driven HIGH or LOW), but should be ignored during the power-up time tPWRUP.
7.
t4: After the POR pulse (Power-On Reset), the ULPI pins are driven to a defined level. DIR is driven HIGH, then
the other ULPI pins are driven LOW.
8.
t5: The PLL stabilizes after the PLL startup time, tstartPLL. The CLOCK pin begins to output 60 MHz, the DIR pin
transitions LOW, and the link must drive STP and D[7:0] to LOW (idle). The link then initiates a reset command
to initialize the FUSB2805.
9.
t6: The power-up sequence is completed and the ULPI bus interface is ready for use.
VBUS Power and Over-Current Detection
Driving 5 V on VBUS – External Only
No
internal
charge
pump
is
supported
by
the
FUSB2805. The PSW pin supports an external
VBUS
supply and is an active HIGH (open source) signal used
to control external power management integrated
circuits, such as OTG support SMPS devices.
Over-Current Detection
Only external over-current detection is supported by the
FUSB2805. An over-current detection circuit is required
for host applications that supply more than 100 mA on
VBUS between voltages of 4.75 V to 5.25 V.
A digital signal from this external circuit must be
connected to the FAULT pin, which directly controls the
PSW pin (as shown in Figure 5). The polarity of the signal
input to this pin, which controls PSW, is selectable.
相關(guān)PDF資料
PDF描述
CS61577-IL1Z IC LINE INTERFACE T1/E1 28PLCC
CS61584A-IQ3Z IC LINE INTERFACE T1/E1 64LQFP
CS61884-IRZ IC LN INTERF T1/E1/J1 160-LFBGA
CS8130-CS IC IR TRANSCEIVER 2-5V 20-SSOP
CS8190EDWF20G IC TACH/SPEEDO DRVR PREC 20SOICW
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CS5376A-IQZR 功能描述:特殊用途放大器 LP Multi-Ch. Decimation Filter RoHS:否 制造商:Texas Instruments 通道數(shù)量:Single 共模抑制比(最小值): 輸入補(bǔ)償電壓: 工作電源電壓:3 V to 5.5 V 電源電流:5 mA 最大功率耗散: 最大工作溫度:+ 70 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-20 封裝:Reel
CS5376-BQ 制造商:Rochester Electronics LLC 功能描述:- Bulk
CS5378 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power Single-channel Decimation Filter
CS5378_08 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:Low-power Single-channel Decimation Filter
CS5378-IS 功能描述:特殊用途放大器 IC LP Single-Ch Decimation Filter RoHS:否 制造商:Texas Instruments 通道數(shù)量:Single 共模抑制比(最小值): 輸入補(bǔ)償電壓: 工作電源電壓:3 V to 5.5 V 電源電流:5 mA 最大功率耗散: 最大工作溫度:+ 70 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-20 封裝:Reel