- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10545 > CS5513-BSZ (Cirrus Logic Inc)IC ADC 20BIT INTERNAL OSC 8SOIC PDF資料下載
參數(shù)資料
| 型號： | CS5513-BSZ |
| 廠商： | Cirrus Logic Inc |
| 文件頁數(shù)： | 13/26頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 20BIT INTERNAL OSC 8SOIC |
| 標(biāo)準(zhǔn)包裝： | 100 |
| 位數(shù)： | 20 |
| 采樣率（每秒）： | 326 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 2.7mW |
| 電壓電源： | 雙 ± |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個(gè)差分，雙極 |
| 產(chǎn)品目錄頁面： | 755 (CN2011-ZH PDF) |
| 其它名稱： | 598-1707 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
CS5510/11/12/13
20
DS337F4
priate time during the third conversion cycle to en-
sure the maximum possible throughput.
2.6
Digital Off-chip System
Calibration
The CS5510/11/12/13 exhibit excellent linearity
with low offset and gain drift, without the need for
calibration. If precision voltage measurements are
required by the system, however, software-based
offset and gain calibration can be performed by the
system.
To perform a software offset calibration, the “zero-
point” of the system should be established by ap-
plying an input to the system equal to zero. Then,
the user can obtain a conversion and store it in
memory as the system’s zero point (ZP). This num-
ber can then be used as the zero point for any sub-
sequent conversion words. In the 20-bit devices
(CS5512 and CS5513), multiple conversions can
be averaged to arrive at a more accurate offset val-
ue. In the 16-bit devices (CS5510 and CS5511),
averaging may not be meaningful, because the
noise will be below the size of one LSB when using
nominal voltages for VREF (2.5 V).
A software gain calibration can be performed by
bringing the system to a known calibration Voltage
value (Vcal) and acquiring a conversion (note that
Vcal should be low enough to compensate for the
possible gain error of the ADC). Multiple conver-
sions can be averaged at this point to improve the
accuracy of the calibration. The code obtained
from this conversion is the real value (Cr) of the
calibration Voltage input, and will differ from the
ideal value. The ideal value for this conversion (Ci)
will be equivalent to: 0x7FFF*Vcal/(0.80*Vref) for
the CS5510/11, and 0x7FFFF*Vcal/(0.80*Vref) for
the CS5512/13. The gain error (GE) is equal to: (Cr
- ZP)/Ci. To correct for both offset and gain error in
subsequent conversions, subtract the offset error,
and then divide by the gain error.
2.7
Power Consumption, Sleep and
Reset
The CS5510/11/12/13 accommodates two power
modes: normal and sleep. The normal mode is the
default mode and is entered after power is estab-
lished to the ADC. In normal mode, the ADCs typ-
ically consumes 2.5 mW. Sleep is entered when
the user leaves SCLK high for at least 200
μs. The
ADCs are guaranteed to be in sleep after SCLK is
high (logic 1) for 2 ms. The sleep mode reduces
the consumed power to less than 10
μW when CS
is high (logic 1). If CS is low (logic 0) at this time,
the SDO drive logic will still be active, and the con-
sumed sleep power will be greater. To exit sleep
and return to normal mode, the user must return
SCLK low for at least 10
μs. After a sleep is exited,
the ADCs reset all their internal logic, including
their digital filters, and begin performing conver-
sions. Since the filters are reset, the first three con-
version after returning to normal mode will not be
fully settled.
2.8
PCB Layout
The CS5510/11/12/13 should be placed entirely
over the analog ground. Place the analog-digital
plane split immediately adjacent to the digital pins
of the chip.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-BTR-MX-F1 | CONVERTER MOD DC/DC 7.5V 75W |
| VI-JVP-MY-F2 | CONVERTER MOD DC/DC 13.8V 50W |
| VE-BTR-MW | CONVERTER MOD DC/DC 7.5V 100W |
| 97-3108B-16S-1S | CONN PLUG 7POS RT ANG W/SKT |
| VI-JVN-MY-F1 | CONVERTER MOD DC/DC 18.5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CS5513-BSZR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC IC 20-Bit 8-Pin Delta Sigma ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| CS5516 | 制造商:CIRRUS 制造商全稱:Cirrus Logic 功能描述:16BIT/20-BIT BRIDGE TRANSDUCER A/D CONVERTER |
| CS5516-AP | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit Bridge Transducer ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| CS5516-APZ | 制造商:Cirrus Logic 功能描述: |
| CS5516-AS | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit Bridge Transducer ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。