- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378470 > CXD2510Q (Sony Corporation) CD Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號： | CXD2510Q |
| 廠商： | Sony Corporation |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | CD Digital Signal Processor |
| 中文描述： | CD數(shù)字信號處理器 |
| 文件頁數(shù)： | 16/48頁 |
| 文件大?。?/td> | 743K |
| 代理商： | CXD2510Q |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
– 16 –
CXD2510Q
Command
Data 1
Audio CTRL
Vari
Up
Vari
Down
Mute
ATT
D3
D2
D1
D0
Data 2
PCT1
PCT2
D3
D2
0
0
D1
D0
$AX commands
Vari Up
Vari Down
Pitch
XTal 0%
VCO 0% +0.1% +0.2% +0.3%
+0.2% +0.1% +0%
–0.1% –0.2%
XTal 0%
Command bit
Mute = 0
Mute = 1
Mute off if other mute
conditions are not set.
Mute on.
Peak register reset.
Meaning
Command bit
ATT = 0
ATT = 1
Attenuation off.
–12dB
Meaning
Mute conditions
(1) When register A mute = 1.
(2) When MUTE pin = 1.
(3) When register 8 D.out mute = 1 and the Digital out is on (MD2 pin = 1).
(4) When GFS stays low for over 35ms (at normal speed).
(5) When register 9 BiliGL MAIN = Sub = 1.
(6) When register A PCT1 = 1 and PCT2 = 0.
(1) to (4) perform zero-cross muting with a 1ms time limit.
Command bit
PCT1
0
0
1
1
PCT2
0
1
0
1
Normal mode
Level meter mode
Peak meter mode
Normal mode
×
0dB
×
0dB
Mute
×
0dB
C1: double; C2: quadruple
C1: double; C2: quadruple
C1: double; C2: double
C1: double; C2: double
Meaning
PCM Gain
ECC correction ability
Description of level meter mode
(see the Timing Chart 1-4.)
When this LSI is set to this mode, it can possess digital level meter functions.
When the 96-bit clock is input to SQCK, 96 bits of data are output to SQSO.
The initial 80 bits of data are Sub Q data (see §2. Subcode Interface). The last 16 bits are LSB first 15-bit
PCM data (absolute values). The final bit is PCM data. However, it is high when generated by the left
channel and low when generated by the right channel.
PCM data is reset and the L/R flag is reversed after one readout.
The maximum value for this status is then measured until the next readout.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD2529Q | CD Digital Signal Processor |
| CXD2540Q-2 | CD DIGITAL SIGNAL PROCESSOR |
| CXD2548 | CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD2548R | CD Digital Signal Processor with Built-in Digital Servo and DAC |
| CXD2552 | 1 BIT D/A CONVERTER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD2512R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:C-MOS ESP CONTROLLER FOR CD |
| CXD2513AR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:C-MOS ELECTRONIC ZOOMING/ELECTRICAL IMAGE STABILIZER |
| CXD2515Q | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:C-MOS CD DIGITAL PROCESSOR WITH SERVO |
| CXD2525AQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CD-Player Decoder |
| CXD2525AR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CD-Player Decoder |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。