參數(shù)資料
型號: CY28346ZXC
廠商: Silicon Laboratories Inc
文件頁數(shù): 15/19頁
文件大?。?/td> 0K
描述: IC CLOCK DIFF OUT CK408 56TSSOP
標(biāo)準(zhǔn)包裝: 35
類型: *
PLL:
輸入: 晶體
輸出: 時鐘
電路數(shù): 1
比率 - 輸入:輸出: 1:19
差分 - 輸入:輸出: 無/是
頻率 - 最大: 200MHz
除法器/乘法器: 是/無
電源電壓: 3.135 V ~ 3.465 V
工作溫度: 0°C ~ 70°C
安裝類型: *
封裝/外殼: *
供應(yīng)商設(shè)備封裝: *
包裝: *
其它名稱: SLCY28346ZXC
CY28346
........................Document #: 38-07331 Rev. *C Page 5 of 19
Byte 6: Silicon Signature Register[4] (all bits are Read-only)
Bit
@Pup
Pin#
Description
7
0
Revision = 0001
60
50
41
3
0
Vendor Code = 0011
20
11
01
Byte 7: Reserved Register
Bit
@Pup
Pin#
Description
7
0
Reserved. Set = 0.
6
0
Reserved. Set = 0.
5
0
Reserved. Set = 0.
4
0
Reserved. Set = 0.
3
0
Reserved. Set = 0.
2
0
Reserved. Set = 0.
1
0
Reserved. Set = 0.
0
Reserved. Set = 0.
Byte 8: Dial-a-Frequency Control Register N
Bit
@Pup
Name
Description
7
0
Reserved. Set = 0.
6
0
N6, MSB
These bits are for programming the PLL’s internal N register. This access allows the user to
modify the CPU frequency at very high resolution (accuracy). All other synchronous clocks
(clocks that are generated from the same PLL, such as PCI) remain at their existing ratios
relative to the CPU clock.
50
N5
40
N4
30
N3
20
N2
10
N3
00
N0, LSB
Byte 9: Dial-a-Frequency Control Register R
Bit
@Pup
Name
Description
70
Reserved. Set = 0.
6
0
R5, MSB
These bits are for programming the PLL’s internal R register. This access allows the user to
modify the CPU frequency at very high resolution (accuracy). All other synchronous clocks
(clocks that are generated from the same PLL, such as PCI) remain at their existing ratios
relative to the CPU clock.
50
R4
40
R3
30
R2
20
R1
10
R0
00
DAF_ENB
R and N register mux selection. 0 = R and N values come from the ROM. 1 = data is loaded
from DAF (SMBus) registers.
Note:
4. When writing to this register, the device will acknowledge the Write operation, but the data itself will be ignored.
相關(guān)PDF資料
PDF描述
VE-B32-MV-F2 CONVERTER MOD DC/DC 15V 150W
VE-B32-MV-F1 CONVERTER MOD DC/DC 15V 150W
VE-B31-MV-F4 CONVERTER MOD DC/DC 12V 150W
ICS525RI-11LF IC PECL CLK USER CONFIG 28-SSOP
IDTCSP2510DPGI8 IC CLK DVR PLL ZDB 1:10 24TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY28346ZXC-2 功能描述:時鐘合成器/抖動清除器 NB Clk Intel Brkdale 830M & 845 chipsets RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
CY28346ZXC-2T 功能描述:時鐘合成器/抖動清除器 NB Clk Intel Brkdale 830M & 845 chipsets RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
CY28346ZXCT 功能描述:時鐘合成器/抖動清除器 NB Clk Intel Brkdale 830M & 845 chipsets RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
CY28347 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems
CY28347OC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Universal Single-chip Clock Solution for VIA P4M266/KM266 DDR Systems