參數(shù)資料
型號(hào)： CY7C1170V18
廠商： Cypress Semiconductor Corp.
英文描述： 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
中文描述： 18兆位的DDR - II SRAM的2字突發(fā)架構(gòu)（2.5周期讀寫延遲）
文件頁(yè)數(shù)： 3/27頁(yè)
文件大?。?/td> 963K
代理商： CY7C1170V18
CY7C1166V18
CY7C1177V18
CY7C1168V18
CY7C1170V18
Document Number: 001-06620 Rev. *C
Page 11 of 27
The write cycle descriptions of CY7C1170V18 follows. [2, 8]
BWS0 BWS1 BWS2 BWS3
KK
Comments
LLLL
L-H
–
During the data portion of a write sequence, all four bytes (D[35:0]) are written into
the device.
LLLL
–
L-H During the data portion of a write sequence, all four bytes (D[35:0]) are written into
the device.
L
H
L-H
–
During the data portion of a write sequence, only the lower byte (D[8:0]) is written
into the device. D[35:9] remains unaltered.
L
H
–
L-H During the data portion of a write sequence, only the lower byte (D[8:0]) is written
into the device. D[35:9] remains unaltered.
H
L
H
L-H
–
During the data portion of a write sequence, only the byte (D[17:9]) is written into
the device. D[8:0] and D[35:18] remains unaltered.
H
L
H
–
L-H During the data portion of a write sequence, only the byte (D[17:9]) is written into
the device. D[8:0] and D[35:18] remains unaltered.
H
L
H
L-H
–
During the data portion of a write sequence, only the byte (D[26:18]) is written into
the device. D[17:0] and D[35:27] remains unaltered.
H
L
H
–
L-H During the data portion of a write sequence, only the byte (D[26:18]) is written into
the device. D[17:0] and D[35:27] remains unaltered.
H
L
L-H
–
During the data portion of a write sequence, only the byte (D[35:27]) is written into
the device. D[26:0] remains unaltered.
H
L
–
L-H During the data portion of a write sequence, only the byte (D[35:27]) is written into
the device. D[26:0] remains unaltered.
HHHH
L-H
–
No data is written into the device during this portion of a write operation.
HHHH
–
L-H No data is written into the device during this portion of a write operation.
[+] Feedback
相關(guān)PDF資料
PDF描述
CY7C1177V18 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1215H-100AXC 1-Mbit (32K x 32) Pipelined Sync SRAM
CY7C1215H-100AXI 1-Mbit (32K x 32) Pipelined Sync SRAM
CY7C1215H-133AXC 1-Mbit (32K x 32) Pipelined Sync SRAM
CY7C1215H-133AXI 1-Mbit (32K x 32) Pipelined Sync SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C1170V18-400BZC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 18M DDRII+, B2, 2.5 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1170V18-400BZXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 18M DDRII+, B2, 2.5 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1170XC 制造商:Cypress Semiconductor 功能描述:
CY7C1214F-100AC 制造商:Cypress Semiconductor 功能描述:
CY7C1214F-100ACT 制造商:Cypress Semiconductor 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*