- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378517 > CYW305OXC (CYPRESS SEMICONDUCTOR CORP) Frequency Controller with System Recovery for Intel Integrated Core Logic PDF資料下載
參數(shù)資料
| 型號： | CYW305OXC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | Frequency Controller with System Recovery for Intel Integrated Core Logic |
| 中文描述： | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封裝： | 0.300 INCH, LEAD FREE, SSOP-56 |
| 文件頁數(shù)： | 3/21頁 |
| 文件大小： | 247K |
| 代理商： | CYW305OXC |
W305B
Document #: 38-07262 Rev. *B
Page 3 of 21
Overview
The W305B is a highly integrated frequency timing generator,
supplying all the required clock sources for an Intel
archi-
tecture platform using graphics integrated core logic.
Functional Description
I/O Pin Operation
Upon power-up the power on strap option pins act as a logic
input. An external 10-k
strapping resistor should be used.
Figure 1
shows a suggested method for strapping resistor
connections.
After 2 ms, the pin becomes an output. Assuming the power
supply has stabilized by then, the specified output frequency
is delivered on the pins. If the power supply has not yet
reached full value, output frequency initially may be below
target but will increase to target once supply voltage has stabi-
lized. In either case, a short output clock cycle may be
produced from the CPU clock outputs when the outputs are
enabled.
Offsets Among Clock Signal Groups
Figure 2
,
Figure 3
, and
Figure 4
represent the phase
relationship among the different groups of clock outputs from
W305B under different frequency modes.
Power-on
Reset
Timer
Output Three-state
Data
Latch
Hold
Output
Low
Q
D
W305B
Clock Load
Output
10 k
Output Strapping Resistor
Series Termination Resistor
Figure 1. Input Logic Selection Through Resistor Load Option
Figure 2. Group Offset Waveforms (66-MHz CPU Clock, 100-MHz SDRAM Clock)
CPU 66-MHz
SDRAM 100-MHz
3V66 66-MHz
PCI 33-MHz
REF 14.318-MHz
USB 48-MHz
APIC 16.6-MHz
0 ns
CPU 66 Period
SDRAM 100 Period
Hub-PCI
40 ns
30 ns
20 ns
10 ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CYW305OXCT | Frequency Controller with System Recovery for Intel Integrated Core Logic |
| CYWUSB6935 | WirelessUSB LR 2.4-GHz DSSS Radio SoC(WirelessUSB LR 2.4-GHz DSSS無線SoC) |
| CZA1414P | Video Switch Compatible With IIC Bus(IIC總線控制的視頻轉(zhuǎn)換芯片) |
| D-BY228G | Automotive Low-Cost Non-Volatile FPGA Family; Voltage: 1.2V; Grade: -5; Package: Lead-Free TQFP; Pins: 144; Temperature: AUTO; LUTs (k): 8 |
| D-BYW36 | Fast Silicon Rectifiers Schnelle Si-Gleichrichter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CYW305OXCT | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Legacy-Sys Clk Intel RSolano Chip W305B RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| CYW311OXC | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Sys Clk VIATM Pro266 DDR Chipset W311 DS RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| CYW311OXCT | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 Sys Clk VIATM Pro266 DDR Chipset W311 DS RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| CYW312OXC | 制造商:SPECTRALINEAR 制造商全稱:SPECTRALINEAR 功能描述:FTG for VIA⑩ K7 Series Chipset with Programmable Output Frequency |
| CYW312OXCT | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:FTG for VIA⑩ K7 Series Chipset with Programmable Output Frequency |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。