18 FN6785.0 July 29, 2010 Compressed digital formats are not decoded within the D2-45057, D2-45157 devices. But a bit-exact " />
參數(shù)資料
型號(hào)： D2-45057-QR-T
廠商： Intersil
文件頁(yè)數(shù)： 10/31頁(yè)
文件大?。?/td> 0K
描述： IC DGTL AMP PWM CTRLR 68QFN
標(biāo)準(zhǔn)包裝： 3,000
系列： D2Audio™
類(lèi)型： D 類(lèi)
輸出類(lèi)型： 2 通道（立體聲）
在某負(fù)載時(shí)最大輸出功率 x 通道數(shù)量： 30W x 1 @ 8 歐姆
電源電壓： 9 V ~ 26 V
安裝類(lèi)型： 表面貼裝
供應(yīng)商設(shè)備封裝： 68-QFN 裸露焊盤(pán)（10x10）
封裝/外殼： 68-VFQFN 裸露焊盤(pán)
包裝： 帶卷 (TR)
D2-45057, D2-45157
18
FN6785.0
July 29, 2010
Compressed digital formats are not decoded within the
D2-45057, D2-45157 devices. But a bit-exact
pass-through mode is supported from the SPDIFRX input
to the SPDIFTX output, allowing for designs that require
IEC61937-compliant original compressed audio input
bitstream be made available at the product’s S/PDIF
Digital output.
Sample Rate Converter
The D2-45057, D2-45157 devices contain a 2-channel
asynchronous sample rate converter (SRC) within the
audio input signal flow path. This SRC is used to convert
audio data input sampled at one input sample rate, to a
fixed 48kHz output sample rate, aligning asynchronous
input audio streams to a single rate for system
processing.
Audio data presented to the SRC can be from either the
SAI or S/PDIF Digital input sources, with an input sample
rate from 16kHz to 192kHz. In addition to converting the
input sample rate to the output sample rate, input clock
jitter and sampling jitter is attenuated by the SRC,
further enhancing audio quality.
DSP
A 24-bit fixed-point Digital Signal Processor (DSP)
controls the majority of audio processing and system
control functions within the D2-45057, D2-45157
devices.
Audio path signal routing, programmable-parameter
processing blocks, and control logic are defined within
the device’s internal firmware. Signal flows through the
device are buffered and processed through hardware
specific-function blocks, such as the Sample Rate
Converter. Internal device registers allow full integration
of DSP control with the internal ROM-based firmware, as
well as providing for external control of audio processing
parameters.
Clock and PLL
Clock is generated on-chip, using a fundamental-mode
crystal connected across the XTALI and XTALO pins.
XTALO is an output, but is designed only to drive the
crystal, and not connect to any other circuit. XTALI is an
input, connecting to the other side of the crystal.
The clock generation contains a low jitter PLL to ensure
low noise PWM output, and a precise master clock source
for sample rate conversion and the audio processing data
paths. The internal PLL’s VCO clock operates at 12x the
crystal frequency (12 x 24.576MHz) and provides
complete device and system timing reference. It is used
throughout the device, including clock generators for
brown-out detection, system and power-on reset, DSP,
S/PDIF Digital transmitter, and PWM engine timing.
Clock and PLL hardware functions are controlled by
internal device firmware. They are not programmable
and are optimized for device and system operation.
Timers
There are two independent timers used for device and
system control. One timer is used for internal references
for chip-specific operations. The other is used for the
system/board temperature sensing control algorithm.
There are two I/O pins (TIO0 and TIO1) associated with
the timers. Their pin functions are defined by the device
firmware. Only TIO0 is actually used in relationship to its
timer, Timer 0, and operates the timing-related I/O
functions of the temperature monitoring algorithm.
Timer 1 is used for internal functions of the device. Its
pin (TIO1) is not used for this timing operation and is
defined by device firmware as the nMUTE input pin.
Audio Outputs
Audio outputs are provided through four output power
stages, configurable for driving loudspeakers. Three
additional PWM outputs are also available for driving
line-level audio outputs. Combinations of outputs and
their audio processing channel assignment is defined by
the device’s configuration mode settings.
Output Power Stages
The devices include four independent output stages
(Figure 13) that are each implemented using a high-side
(to positive HVDD supply) and a low-side (to HV supply
ground) FET pair. Drivers and overcurrent monitoring are
included in each of these four output stages. Depending
on the selected configuration mode, these four stages
can be used independently as single half-bridge outputs,
or as pairs for full-bridge outputs.
Audio processing PWM channel outputs are routed to the
inputs of the four output stages based on the OCFG0 and
OCFG1, and nERROR/CFG0 and PSSYNC/CFG1
configuration settings. Each output stage includes its own
high-side and low-side current sensing that feeds to
internal monitor logic as well as providing its nERROR
output connection. Temperature and undervoltage
monitoring also provides status and input to device
protection control.
FIGURE 13. OUTPUT STAGE
HSBSA
HIGH-SIDE
PWM DRIVE
LOW SIDE
PWM DRIVE
nERROR
OVERCURRENT
HGND
(GND)
LOW
SIDE
FET
HIGH
SIDE
FET
(+)
HVDD
OUT
相關(guān)PDF資料
PDF描述
D38999/26WD5BN CONN HSG PLUG 5POS STRGHT SCKT
D38999/24WD97SNLC CONN HSG RCPT 12POS JAM NUT SCKT
VI-B6P-IV-F2 CONVERTER MOD DC/DC 13.8V 150W
VI-B6N-IV-F3 CONVERTER MOD DC/DC 18.5V 150W
D38999/20MC98BN CONN HSG RCPT 10POS WALL MT SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
D2450B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
D2450-B 功能描述:固態(tài)繼電器-工業(yè)安裝 PM IP00 280VAC/50A , 3-32VDC In, ZC RoHS:否 制造商:Crydom 控制電壓范圍:4 VDC to 32 VDC 負(fù)載電壓額定值:7 VDC to 72 VDC 負(fù)載電流額定值:160 A 觸點(diǎn)形式: 輸出設(shè)備:SSR 安裝風(fēng)格:Panel
D2450B10 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
D2450-C3 制造商:C3 semi 功能描述:
D2450E 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*