參數(shù)資料
型號： DAC1008D650HN
廠商： NXP SEMICONDUCTORS
元件分類： DAC
英文描述： Dual 10-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating
中文描述： 10-BIT DAC, PQCC64
封裝： 9 X 9 MM, 0.85 MM HEIGHT, PLASTIC, SOT804-3, VQFN-64
文件頁數(shù)： 52/98頁
文件大?。?/td> 551K
代理商： DAC1008D650HN
DAC1008D650
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 17 December 2010
52 of 98
NXP Semiconductors
DAC1008D650
2
×
, 4
×
or 8
×
interpolating DAC with JESD204A
10.15.2.6
Page 2 bit definition detailed description
Please refer to
Table 59
for a register overview and their default values. In the following
tables, all the values emphasized in bold are the default values.
Table 60.
Default settings are shown highlighted.
Bit
Symbol
5
FULL_RE_INIT
MAINCONTROL register (address 00h) bit description
Access
R/W
Value
Description
initialization
quick reinitialization
full reinitialization
synchronization
synchronization starts with '0'
synchronization starts with '1'
must be written with ’0’
must be written with ’0’
reset_dclk
release reset_dclk
force reset_dclk
reset_fclk
release reset_fclk
force reset_fclk
0
1
4
SYNC_INIT_LEVEL
R/W
0
1
3
2
1
-
-
FORCE_RESET_DCLK
R/W
R/W
R/W
0
1
0
FORCE_RESET_FCLK
R/W
0
1
Table 61.
Default settings are shown highlighted.
Bit
Symbol
7
SR_CDI
JCLK_CNTRL register (address 03h) bit description
Access
R/W
Value
Description
cdi reset
no action
soft reset cdi
cdi mode
cdi_mode 0 (^2 modes)
cdi_mode 1 (^4 modes)
cdi_mode 2 (^8 modes)
reserved
f
clk
polarity
no action
invert polarity
f
clk
clock source
dclk
×
2
dclk
dclk_div2; running
dclk_div2; reset dclk_div2 divider
0
1
5 to 4
CDI_MODE[1:0]
R/W
00
01
10
11
2
FCLK_POL
R/W
0
1
1 to 0
FCLK_SEL[1:0]
R/W
00
01
10
11
相關(guān)PDF資料
PDF描述
DAC1008D650HN Dual 10-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating
DAC1008D750HN Dual 10-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating
DAC1008D750HN Dual 10-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating
DAC1208D650HN Dual 12-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating
DAC1208D650HN Dual 12-bit DAC; up to 650 Msps; 2×, 4× or 8× interpolating
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DAC1008D650HN/C1,5 功能描述:數(shù)模轉(zhuǎn)換器- DAC DL 10BIT DAC 650MSPS 2X 4X OR 8X INT RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC1008D650HN-C1 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
DAC1008D750 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 10-bit DAC up to 750 Msps 2×, 4× or 8× interpolating with JESD204A interface
DAC1008D750_11 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 10-bit DAC; up to 750 Msps; 2×, 4× or 8× interpolating
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*