The binary-weighted currents are switched between I
參數(shù)資料
型號: DAC8248FSZ-REEL
廠商: Analog Devices Inc
文件頁數(shù): 16/16頁
文件大小: 0K
描述: IC DAC 12BIT DUAL W/BUFF 24SOIC
產(chǎn)品培訓模塊: Data Converter Fundamentals
DAC Architectures
標準包裝: 1,000
設置時間: 1µs
位數(shù): 12
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 2
電壓電源: 單電源
功率耗散(最大): 50µW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-SOIC(0.295",7.50mm 寬)
供應商設備封裝: 24-SOIC W
包裝: 帶卷 (TR)
輸出數(shù)目和類型: 2 電流,單極;2 電流,雙極
采樣率(每秒): 1M
DAC8248
–9–
REV. B
Figure 2. N-Channel Current Steering Switch
The binary-weighted currents are switched between IOUT and
AGND by the transistor switches. Selection between IOUT and
AGND is determined by the digital input code. It is important
to keep the voltage difference between IOUT and AGND termi-
nals as close to zero as practical to preserve data sheet limits. It
is easily accomplished by connecting the DAC’s AGND to the
noninverting input of an operational amplifier and IOUT to the
inverting input. The amplifier’s feedback resistor can be elimi-
nated by connecting the op amp’s output directly to the DAC’s
RFB terminal (by using the DAC’s internal feedback resistor,
RFB). The amplifier also provides the current-to-voltage conver-
sion for the DAC’s output current.
The output voltage is dependent on the DAC’s digital input
code and VREF, and is given by:
VOUT = VREF × D/4096
where D is the digital input code integer number that is between
0 and 4095.
The DAC’s input resistance, RREF, is always equal to a constant
value, R. This means that VREF can be driven by a reference
voltage or current, ac or dc (positive or negative). It is recom-
mended that a low temperature-coefficient external RFB resistor
be used if a current source is employed.
The DAC’s output capacitance (COUT) is code dependent and
varies from 90 pF (all digital inputs low) to 120 pF (all digital
inputs high).
To ensure accuracy over the full operating temperature range,
permanently turned “ON” MOS transistor switches were in-
cluded in series with the feedback resistor (RFB) and the R-2R
ladder’s terminating resistor (see Figure 1). The gates of these
NMOS transistors are internally connected to VDD and will be
turned “OFF” (open) if VDD is not applied. If an op amp is us-
ing the DAC’s RFB resistor to close its feedback loop, then VDD
must be applied before or at the same time as the op amp’s sup-
ply; this will prevent the op amp’s output from becoming “open
circuited” and swinging to either rail. In addition, some applica-
tions require the DAC’s ladder resistance to fall within a certain
range and are measured at incoming inspection; VDD must be
applied before these measurements can be made.
DIGITAL SECTION
The DAC8248’s digital inputs are TTL compatible at VDD = +5 V
and CMOS compatible at VDD = +15 V. They were designed to
convert TTL and CMOS input logic levels into voltage levels that
will drive the internal circuitry. The DAC8248 can use +5 V
CMOS logic levels with VDD = +12 V; however, supply current
will increase to approximately 5 mA–6 mA.
Figure 3 shows the DAC’s digital input structure for one bit.
This circuitry drives the DAC registers. Digital controls,
φ and
φ, shown are generated from the DAC’s input control logic
circuitry.
Figure 3. Digital Input Structure For One Bit
The digital inputs are electrostatic-discharge (ESD) protected
with two internal distributed diodes as shown in Figure 3; they
are connected between VDD and DGND. Each input has a typi-
cal input current of less than 1 nA.
The digital inputs are CMOS inverters and draw supply current
when operating in their linear region. Using a +5 V supply, the
linear region is between +1.2 V to +2.8 V with current peaking
at +1.8 V. Using a +15 V supply, the linear region is from
+1.2 V to +12 V (current peaking at +3.9 V). It is recom-
mended that the digital inputs be operated as close to the power
supply voltage and DGND as is practically possible; this will
keep supply currents to a minimum. The DAC8248 may be
operated with any supply voltage between the range of +5 V to
+15 V and still perform to data sheet limits.
The DAC8248’s 8-bit wide data port loads a 12-bit word in two
bytes: 8-bits then 4-bits (or 4-bits first then 8-bits, at users dis-
cretion) in a right justified data format. This data is loaded into
the input registers with the LSB/MSB and WR control pins.
Data transfer from the input registers to the DAC registers can
be automatic. It can occur upon loading of the second data byte
into the input register, or can occur at a later time through a
strobed transfer using the LDAC control pin.
相關PDF資料
PDF描述
AD7547LRZ-REEL IC DAC 12BIT DUAL LC2MOS 24-SOIC
VE-26B-IV-F2 CONVERTER MOD DC/DC 95V 150W
AD9785BSVZRL IC DAC 12BIT 800MSPS 100TQFP
HFA1135IBZ IC OPAMP CFA 360MHZ LP 8-SOIC
LTC2754BIUKG-16#TRPBF IC DAC 16BIT QUAD IOUT 52-QFN
相關代理商/技術參數(shù)
參數(shù)描述
DAC8248FW 制造商:Analog Devices 功能描述:
DAC8248GBC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:12-Bit Digital-to-Analog Converter
DAC8248GP 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 12-Bit 8-Bit Byte Double-Buffered CMOS D/A Converter
DAC8248GPZ 功能描述:IC DAC 12BIT DUAL W/BUFF 24DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 設置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應商設備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
DAC8248HP 制造商:Rochester Electronics LLC 功能描述:- Bulk