- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄8577 > DAC8248FSZ-REEL (Analog Devices Inc)IC DAC 12BIT DUAL W/BUFF 24SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | DAC8248FSZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 3/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT DUAL W/BUFF 24SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 設(shè)置時(shí)間： | 1µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 50µW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SOIC W |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類(lèi)型： | 2 電流，單極；2 電流，雙極 |
| 采樣率（每秒）： | 1M |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
DAC8248
–11–
REV. B
AUTOMATIC DATA TRANSFER MODE
Data may be transferred automatically from the input register to
the DAC register. The first cycle loads the first data byte into
the input register; the second cycle loads the second data byte
and simultaneously transfers the full 12-bit data word to the
DAC register. It takes four cycles to load and transfer two com-
plete digital words for both DAC’s, see Figure 4 (Four Cycle
Update Timing Diagram) and the Mode Selection Table.
STROBED DATA TRANSFER MODE
Strobed data transfer allows the full 12-bit digital word to be
loaded into the input registers and transferred to the DAC regis-
ters at a later time. This transfer mode requires five cycles: four
to load two new data words into both DACs, and the fifth to
transfer all data into the DAC registers. See Figure 5 (Five Cycle
Update Timing Diagram) and the Mode Selection Table.
Strobed data transfer separating data loading and transfer op-
erations serves two functions: the DAC output updating may be
more precisely controlled, and multiple DACs in a multiple
DAC system can be updated simultaneously.
RESET
The DAC8248 comes with a RESET pin that is useful in system
calibration cycles and/or during system power-up. All registers
are reset to zero when RESET is low, and latched at zero on the
rising edge of the RESET signal when WRITE is high.
INTERFACE CONTROL LOGIC
The DAC8248’s control logic is shown in Figure 6. This cir-
cuitry interfaces with the system bus and controls the DAC
functions.
Figure 6. Input Control Logic
MODE SELECTION TABLE
DIGITAL INPUTS
REGISTER STATUS
DAC A
DAC B
Input Register
DAC
Input Register
DAC
DAC A
/B
WR
LSB
/MSB
RESET
LDAC
LSB
MSB
Register
LSB
MSB
Register
L
H
WR
LAT
L
H
L
WR
LAT
WR
LAT
WR
L
H
LAT
WR
LAT
L
H
L
LAT
WR
LAT
WR
H
L
H
LAT
WR
LAT
H
L
H
L
LAT
WR
LAT
WR
H
L
H
LAT
WR
LAT
H
L
H
L
LAT
WR
LAT
WR
X
H
X
H
LAT
X
H
X
H
L
LAT
WR
LAT
WR
X
L
X
ALL REGISTERS ARE RESET TO ZEROS
XH
X
g
X
ZEROS ARE LATCHED IN ALL REGISTERS
L = Low, H = High, X = Don’t Care, WR = Registers Being Loaded, LAT = Registers Latched.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7547LRZ-REEL | IC DAC 12BIT DUAL LC2MOS 24-SOIC |
| VE-26B-IV-F2 | CONVERTER MOD DC/DC 95V 150W |
| AD9785BSVZRL | IC DAC 12BIT 800MSPS 100TQFP |
| HFA1135IBZ | IC OPAMP CFA 360MHZ LP 8-SOIC |
| LTC2754BIUKG-16#TRPBF | IC DAC 16BIT QUAD IOUT 52-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC8248FW | 制造商:Analog Devices 功能描述: |
| DAC8248GBC | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:12-Bit Digital-to-Analog Converter |
| DAC8248GP | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Dual 12-Bit 8-Bit Byte Double-Buffered CMOS D/A Converter |
| DAC8248GPZ | 功能描述:IC DAC 12BIT DUAL W/BUFF 24DIP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類(lèi)型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱(chēng):MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| DAC8248HP | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。