參數(shù)資料
型號: DAC8408GPZ
廠商: Analog Devices Inc
文件頁數(shù): 16/16頁
文件大?。?/td> 0K
描述: IC DAC 8BIT QUAD W/MEMORY 28DIP
產(chǎn)品培訓(xùn)模塊: Data Converter Fundamentals
DAC Architectures
標準包裝: 13
設(shè)置時間: 190ns
位數(shù): 8
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 4
電壓電源: 單電源
工作溫度: 0°C ~ 70°C
安裝類型: 通孔
封裝/外殼: 28-DIP(0.600",15.24mm)
供應(yīng)商設(shè)備封裝: 28-PDIP
包裝: 管件
輸出數(shù)目和類型: 4 電流,單極;4 電流,雙極
采樣率(每秒): 5.26M
DAC8408
–9–
REV. A
Figure 4. Equivalent DAC Circuit (AII Digital Inputs LOW)
DIGITAL SECTION
Figure 5 shows the digital input/output structure for one bit.
The digital WR, WR, and RD controls shown in the figure are
internally generated from the external A/B, R/W, DS1, and DS2
signals. The combination of these signals decide which DAC is
selected. The digital inputs are CMOS inverters, designed such
that TTL input levels (2.4 V and 0.8 V) are converted into
CMOS logic levels. When the digital input is in the region of 1.2 V
to 1.8 V, the input stages operate in their linear region and draw
current from the +5 V supply (see Typical Supply Current vs.
Logic Level curve on page 6). It is recommended that the digital
input voltages be as close to VDD and DGND as is practical in
order to minimize supply currents. This allows maximum sav-
ings in power dissipation inherent with CMOS devices. The
three-state readback digital output drivers (in the active mode)
provide TTL-compatible digital outputs with a fan-out of one
TTL load. The three state digital readback leakage-current is
typically 5 nA.
Figure 5. Digital Input/Output Structure
INTERFACE LOGIC SECTION
DAC Operating Modes
All DACs in HOLD MODE.
DAC A, B, C, or D individually selected (WRITE MODE).
DAC A, B, C, or D individually selected (READ MODE).
DACs A and C simultaneously selected (WRITE MODE).
DACs B and D simultaneously selected (WRITE MODE).
DAC Selection: Control inputs, DS1, DS2, and A/B select
which DAC can accept data from the input port (see Mode Se-
lection Table).
Mode Selection: Control inputs DS and R/W control the oper-
ating mode of the selected DAC.
Write Mode: When the control inputs DS and R/W are both
low, the selected DAC is in the write mode. The input data
latches of the selected DAC are transparent, and its analog out-
put responds to activity on the data inputs DB0–DB7.
Hold Mode: The selected DAC latch retains the data that was
present on the bus line just prior to DS or R/W going to a high
state. All analog outputs remain at the values corresponding to
the data in their respective latches.
Read Mode: When DS is low and R/W is high, the selected
DAC is in the read mode, and the data held in the appropriate
latch is put back onto the data bus.
MODE SELECTION TABLE
Control Logic
DS1
DS2
A/B
R/W
Mode
DAC
L
H
L
WRITE
A
L
H
L
WRITE
B
H
L
H
L
WRITE
C
H
L
WRITE
D
L
H
READ
A
L
H
L
H
READ
B
H
L
H
READ
C
H
L
H
READ
D
L
H
L
WRITE
A&C
L
WRITE
B&D
H
X
HOLD
A/B/C/D
L
H
HOLD
A/B/C/D
L
H
HOLD
A/B/C/D
L = Low State, H = High State, X = Irrelevant
相關(guān)PDF資料
PDF描述
AD5542LR IC DAC 16BIT SERIAL-IN 14-SOIC
AD5541LR IC DAC 16BIT SERIAL-IN 8-SOIC
LTC1596ACSW#TRPBF IC D/A CONV 16BIT MLTPLYNG16SOIC
LTC1596ACSW#TR IC DAC 16BIT MULTIPLY SER 16SOIC
MAX9550EZK+T IC BUFFER VCOM TSOT23-5
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DAC8408HP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:
DAC8411 制造商:TI 制造商全稱:Texas Instruments 功能描述:1.8V to 5.5V, 80mA, 14- and 16-Bit, Low-Power, Single-Channel,DIGITAL-TO-ANALOG CONVERTERS in SC70 Package
DAC8411EVM 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 DAC8411 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
DAC8411EVM 制造商:Texas Instruments 功能描述:Development Tool
DAC8411EVM-PDK 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 DAC8411 Perf Demo Kit RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V