- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17069 > DC1067A-A (Linear Technology)BOARD DELTA SIGMA ADC LTC2450 PDF資料下載
參數(shù)資料
| 型號(hào)： | DC1067A-A |
| 廠商： | Linear Technology |
| 文件頁(yè)數(shù)： | 18/20頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | BOARD DELTA SIGMA ADC LTC2450 |
| 軟件下載： | QuikEval System |
| 設(shè)計(jì)資源： | DC1067A Design File DC1067A Schematic |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | QuikEval™ |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 30 |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 已用 IC / 零件： | LTC2450 |
| 已供物品： | 板 |
| 相關(guān)產(chǎn)品： | LTC2450IDC#TRPBF-ND - IC ADC 16BIT DELTA SIG 6-DFN LTC2450IDC-1#TRPBF-ND - IC ADC 16BIT DELTA SIG 6-DFN LTC2450IDC-1#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG 6-DFN LTC2450IDC#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG 6-DFN LTC2450CDC-1#TRPBF-ND - IC ADC 16BIT DELTA SIG 6-DFN LTC2450CDC-1#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG 6-DFN LTC2450CDC#TRPBF-ND - IC ADC 16BIT DELTA SIG 6-DFN LTC2450CDC#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG 6-DFN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)
LTC2450
7
2450fb
CONVERTER OPERATION
Converter Operation Cycle
The LTC2450 is a low power, delta-sigma analog-to-
digital converter with a simple 3-wire interface (see
Figure 1). Its operation is composed of three successive
states: CONVERT, SLEEP and DATA OUTPUT. The operat-
ing cycle begins with the CONVERT state, is followed
by the SLEEP state and ends with the DATA OUTPUT
state (see Figure 2). The 3-wire interface consists of
serial data output (SDO), serial clock input (SCK) and the
active low chip select input (CS).
The CONVERT state duration is determined by the LTC2450
conversion time (nominally 33.3 milliseconds). Once
started, this operation can not be aborted except by a low
power supply condition (VCC < 2.1V) which generates an
internal power-on reset signal.
After the completion of a conversion, the LTC2450 enters
the SLEEP state and remains here until both the chip
select and clock inputs are low (CS = SCK = LOW). Fol-
lowing this condition the ADC transitions into the DATA
OUTPUT state.
Figure 2. LTC2450 State Transition Diagram
APPLICATIONS INFORMATION
While in the SLEEP state, whenever the chip select input
is pulled high (CS = HIGH), the LTC2450’s power supply
current is reduced to less than 200nA. When the chip select
input is pulled low (CS = LOW), and SCK is maintained
at a HIGH logic level, the LTC2450 will return to a normal
power consumption level. During the SLEEP state, the
result of the last conversion is held indenitely in a static
register.
Upon entering the DATA OUTPUT state, SDO outputs the
most signicant bit (D15) of the conversion result. During
this state, the ADC shifts the conversion result serially
through the SDO output pin under the control of the SCK
input pin. There is no latency in generating this result and
it corresponds to the last completed conversion. A new
bit of data appears at the SDO pin following each falling
edge detected at the SCK input pin. The user can reliably
latch this data on every rising edge of the external serial
clock signal driving the SCK pin (see Figure 3).
The DATA OUTPUT state concludes in one of two dif-
ferent ways. First, the DATA OUTPUT state operation is
completed once all 16 data bits have been shifted out and
the clock then goes low, which corresponds to the 16th
falling edge of SCK. Second, the DATA OUTPUT state can
be aborted at any time by a LOW-to-HIGH transition on
the CS input. Following either one of these two actions,
the LTC2450 will enter the CONVERT state and initiate a
new conversion cycle.
Power-Up Sequence
When the power supply voltage VCC applied to the con-
verter is below approximately 2.1V, the ADC performs a
power-on reset. This feature guarantees the integrity of
the conversion result.
When VCC rises above this critical threshold, the converter
generates an internal power-on reset (POR) signal for
approximately 0.5ms. The POR signal clears all internal
registers. Following the POR signal, the LTC2450 starts
a conversion cycle and follows the succession of states
described in Figure 2. The rst conversion result fol-
lowing POR is accurate within the specications of the
device if the power supply voltage VCC is restored within
the operating range (2.7V to 5.5V) before the end of the
POR time interval.
DATA OUTPUT
SLEEP
CONVERT
POWER-ON RESET
YES
2450 F02
16TH FALLING
EDGE OF SCK
OR
CS = HIGH?
SCK = LOW
AND
CS = LOW?
NO
YES
NO
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 0210390933 | CABLE JUMPER 1MM .178M 23POS |
| PCMC135T-2R2MF | COIL 2.2 UH POWER CHOKE 20% SMD |
| AT-S-26-6/6/B-25-OE-R | MOD CORD SGL-ENDED 6-6 BLACK 25' |
| MIC2005-0.5LYM5 TR | IC DISTRIBUTION SW 0.5A SOT23-5 |
| GSM10DSEI | CONN EDGECARD 20POS .156 EYELET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DC1067A-B | 功能描述:BOARD DELTA SIGMA ADC LTC2450-1 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:QuikEval™ 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率（每秒）:94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源（標(biāo)準(zhǔn)）:- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板，軟件 |
| DC106R | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| DC107 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| DC1073A | 制造商:Linear Technology 功能描述:LT3845EFE DEMO BOARD |
| DC1074A | 功能描述:BOARD DAC LTC2630-12 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:QuikEval™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。