D15 D14
參數(shù)資料
型號: DC1067A-A
廠商: Linear Technology
文件頁數(shù): 5/20頁
文件大?。?/td> 0K
描述: BOARD DELTA SIGMA ADC LTC2450
軟件下載: QuikEval System
設(shè)計(jì)資源: DC1067A Design File
DC1067A Schematic
標(biāo)準(zhǔn)包裝: 1
系列: QuikEval™
ADC 的數(shù)量: 1
位數(shù): 16
采樣率(每秒): 30
數(shù)據(jù)接口: 串行,SPI?
已用 IC / 零件: LTC2450
已供物品:
相關(guān)產(chǎn)品: LTC2450IDC#TRPBF-ND - IC ADC 16BIT DELTA SIG 6-DFN
LTC2450IDC-1#TRPBF-ND - IC ADC 16BIT DELTA SIG 6-DFN
LTC2450IDC-1#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG 6-DFN
LTC2450IDC#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG 6-DFN
LTC2450CDC-1#TRPBF-ND - IC ADC 16BIT DELTA SIG 6-DFN
LTC2450CDC-1#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG 6-DFN
LTC2450CDC#TRPBF-ND - IC ADC 16BIT DELTA SIG 6-DFN
LTC2450CDC#TRMPBFTR-ND - IC ADC 16BIT DELTA SIG 6-DFN
LTC2450
13
2450fb
APPLICATIONS INFORMATION
2450 F12
D15
D14
D13
D12
D2
D1
D0
SD0
clk1
clk2
clk3
clk4
clk15
clk16
clk17
SCK
CONVERT
SLEEP
DATA OUTPUT
CS = LOW
Figure 12. 2-Wire, Idle-High (CPOL = 1) Serial Clock, Operation Example
2450 F13
D15
D14
D13
D12
D2
D1
D0
SD0
CS = LOW
clk1
clk2
clk3
clk14
clk4
clk15
clk16
SCK
CONVERT
DATA OUTPUT
Figure 13. 2-Wire, Idle-Low (CPOL = 0) Serial Clock Operation Example
2-Wire Operation
The 2-wire operation modes, while reducing the number of
required control signals, should be used only if the LTC2450
low power sleep capability is not required. In addition the
option to abort serial data transfers is no longer available.
Hardwire CS to GND for 2-wire operation.
Figure 12 shows a 2-wire operation sequence which uses
an idle-high (CPOL = 1) serial clock signal. The conversion
status can be monitored at the SDO output. Following a
conversion cycle, the ADC enters SLEEP state and the
SDO output transitions from HIGH to LOW. Subsequently
16 clock pulses are applied to the SCK input in order
to serially shift the 16 bit result. Finally, the 17th clock
pulse is applied to the SCK input in order to trigger a new
conversion cycle.
Figure 13 shows a 2-wire operation sequence which uses
an idle-low (CPOL = 0) serial clock signal. The conversion
status cannot be monitored at the SDO output. Following
a conversion cycle, the LTC2450 bypasses the SLEEP
state and immediately enters the DATA OUTPUT state. At
this moment the SDO pin outputs the most signicant bit
(D15) of the conversion result. The user must use external
timing in order to determine the end of conversion and
result availability. Subsequently 16 clock pulses are applied
to SCK in order to serially shift the 16-bit result. The 16th
clock falling edge triggers a new conversion cycle.
PRESERVING THE CONVERTER ACCURACY
The LTC2450 is designed to reduce as much as possible
the conversion result sensitivity to device decoupling,
PCB layout, antialiasing circuits, line and frequency
perturbations. Nevertheless, in order to preserve the
very high accuracy capability of this part, some simple
precautions are desirable.
相關(guān)PDF資料
PDF描述
0210390933 CABLE JUMPER 1MM .178M 23POS
PCMC135T-2R2MF COIL 2.2 UH POWER CHOKE 20% SMD
AT-S-26-6/6/B-25-OE-R MOD CORD SGL-ENDED 6-6 BLACK 25'
MIC2005-0.5LYM5 TR IC DISTRIBUTION SW 0.5A SOT23-5
GSM10DSEI CONN EDGECARD 20POS .156 EYELET
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DC1067A-B 功能描述:BOARD DELTA SIGMA ADC LTC2450-1 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 模數(shù)轉(zhuǎn)換器 (ADC) 系列:QuikEval™ 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- ADC 的數(shù)量:1 位數(shù):12 采樣率(每秒):94.4k 數(shù)據(jù)接口:USB 輸入范圍:±VREF/2 在以下條件下的電源(標(biāo)準(zhǔn)):- 工作溫度:-40°C ~ 85°C 已用 IC / 零件:MAX11645 已供物品:板,軟件
DC106R 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
DC107 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
DC1073A 制造商:Linear Technology 功能描述:LT3845EFE DEMO BOARD
DC1074A 功能描述:BOARD DAC LTC2630-12 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:QuikEval™ 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581